Datasheet > ICS874002AG-02LF

ICS874002AG-02LF

更新时间： 2024-09-29 15:34:39

品牌	Logo	应用领域
艾迪悌 - IDT		驱动光电二极管逻辑集成电路
页数	文件大小	规格书
14页	2803K
描述
PLL Based Clock Driver, 874002 Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 4.40 X 6.50 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ICS874002AG-02LF 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	TSSOP
包装说明：	TSSOP,	针数：	20
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.47
系列：	874002	输入调节：	DIFFERENTIAL
JESD-30 代码：	R-PDSO-G20	JESD-609代码：	e3
长度：	6.5 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
功能数量：	1	反相输出次数：
端子数量：	20	实输出次数：	2
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	1.2 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	COMMERCIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	4.4 mm
最小 fmax：	98 MHz	Base Number Matches：	1

ICS874002AG-02LF 数据手册

PRELIMINARY

PCI EXPRESS/JITTER ATTENUATOR

ICS874002-02

GENERAL DESCRIPTION

FEATURES

The ICS874002-02 is a high performance

• Two differential LVDS output pair

• One differential clock input

ICS

Differential-to-LVDS Jitter Attenuator designed for

use in PCI Express systems. In some PCI Express

systems, such as those found in desktop PCs, the

PCI Express clocks are generated from a low

HiPerClockS™

• CLK and nCLK supports the following input types:

LVPECL, LVDS, LVHSTL, SSTL, HCSL

bandwidth, high phase noise PLL frequency synthesizer. In

these systems, a jitter attenuator may be required to attenuate

high frequency random and deterministic jitter components from

the PLL synthesizer and from the system board. The

ICS874002-02 has 2 PLL bandwidth modes: 2.2MHz and

3MHz. The 2.2MHz mode will provide maximum jitter

attenuation, but with higher PLL tracking skew and spread

spectrum modulation from the motherboard synthesizer may

be attenuated. The 3MHz bandwidth provides the best track-

ing skew and will pass most spread profiles, but the jitter

attenuation will not be as good as the lower bandwidth modes.

The 874002-02 can be set for differential modes using the

F_SELx pins as shown in Table 3C.

• Output frequency range: 98MHz - 640MHz

• Input frequency range: 98MHz - 128MHz

• VCO range: 490MHz - 640MHz

• Cycle-to-cycle jitter: 50ps (maximum) design target

• 3.3V operating supply

• Two bandwidth modes allow the system designer to make

jitter attenuation/tracking skew design trade-offs

• 0°C to 70°C ambient operating temperature

• Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

The ICS874002-02 uses IDT’s 3^rdGeneration FemtoClock^TM

PLL technology to achieve the lowest possible phase noise.

The device is packaged in a 20 Lead TSSOP package, making

it ideal for use in space constrained applications such as PCI

Express add-in cards.

PLL BANDWIDTH (TYPICAL)

BW_SEL

0 = PLL Bandwidth: 2.2MHz (default)

1 = PLL Bandwidth: 3MHz

BLOCK DIAGRAM

PIN ASSIGNMENT

nQ0

V^DDO

Pullup

V^DDO

nQ1

FB_OUT

nFB_OUT

Pullup:Pulldown

F_SEL[1:0]

nFB_IN

FB_IN

GND

nCLK

CLK

BW_SEL

F_SEL1

V^DDA

F_SEL0

Pulldown

BW_SEL

0 = 2.2MHz

1 = 3MHz

Output Divider

0 0 ÷5

0 1 ÷4

1 0 ÷2 (default)

1 1 ÷1

V^DD

nQ0

Pulldown

CLK

ICS874002-02

20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm

package body

Phase

Detector

VCO

Pullup

nCLK

490 - 640 MHz

nQ1

Pulldown

Pullup

FB_IN

G Package

Top View

nFB_IN

÷5 (fixed)

FB_OUT

nFB_OUT

Pulldown

The Preliminary Information presented herein represents a product in pre-production.The noted characteristics are based on initial product characterization

and/or qualification.Integrated DeviceTechnology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

IDT^™/ ICS^™PCI EXPRESS/JITTER ATTENUATOR

ICS874002AG-02 REV. A JANUARY 3, 2007

12 3 4 5 6 7...14

中文翻译

下载PDF

与ICS874002AG-02LF相关器件

型号	品牌	获取价格	描述	数据表
ICS874002AG-02T	IDT	获取价格	PLL Based Clock Driver, 874002 Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 4.4
ICS874002AGLF	IDT	获取价格	PLL Based Clock Driver, 874002 Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 6.5
ICS874002AGLFT	IDT	获取价格	PLL Based Clock Driver, 874002 Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 6.5
ICS874002AGT	ICSI	获取价格	PCI EXPRESS JITTER ATTENUATOR
ICS874002AGT	IDT	获取价格	PLL Based Clock Driver, 874002 Series, 2 True Output(s), 0 Inverted Output(s), PDSO20, 6.5
ICS874003	ICSI	获取价格	PCI EXPRESS JITTER ATTENUATOR
ICS874003-02	IDT	获取价格	PCI EXPRESS⑩ JITTER ATTENUATOR
ICS874003-04	IDT	获取价格	PCI EXPRESS? Jitter Attenuator
ICS874003-05	IDT	获取价格	PCI EXPRESS™ JITTER ATTENUATOR
ICS874003AG	ICSI	获取价格	PCI EXPRESS JITTER ATTENUATOR

与ICS874002AG-02LF相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

27
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

23
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

22
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

35

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS874002AG-02LF

ICS874002AG-02LF 技术参数

ICS874002AG-02LF 数据手册

与ICS874002AG-02LF相关器件

与ICS874002AG-02LF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS874002AG-02LF

ICS874002AG-02LF 技术参数

ICS874002AG-02LF 数据手册

与ICS874002AG-02LF相关器件

与ICS874002AG-02LF相关文章

您还可以找

您在本页遇到什么问题？