Datasheet > ICS841N254I

ICS841N254I

更新时间： 2024-11-02 11:14:35

品牌	Logo	应用领域
艾迪悌 - IDT		时钟
页数	文件大小	规格书
23页	480K
描述
FEMTOCLOCK? NG Crystal-to-LVDS/HCSL Clock Synthesizer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS841N254I 数据手册

ICS841N254I

FEMTOCLOCK NG

Crystal-to-LVDS/HCSL Clock Synthesizer

DATA SHEET

General Description

Features

The ICS841N254I is a 4-output clock synthesizer designed for S-RIO

1.3 and 2.0 reference clock applications. The device generates four

copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz

clock signal with excellent phase jitter performance. The four outputs

are organized in two banks of two LVDS and two HCSL ouputs.The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance, combined with a low power consumption and high

power supply noise rejection. The synthesized clock frequency and

the phase-noise performance are optimized for driving RIO 1.3 and

2.0 SerDes reference clocks. The device supports 3.3V and 2.5V

voltage supplies and is packaged in a small 32-lead VFQFN

package. The extended temperature range supports wireless

infrastructure, telecommunication and networking end equipment

requirements.

• Fourth generation FemtoClock® (NG) technology

• Selectable 250MHz, 156.25MHz, 125MHz or 100MHz output

clock synthesized from a 25MHz fundamental mode crystal

• Four differential clock outputs (two LVDS and two HCSL outputs)

• Crystal interface designed for 25MHz,

parallel resonant crystal

• RMS phase jitter @ 156.25MHz, using a 25MHz crystal

(1MHz - 20MHz): 0.27ps (typical)

• RMS phase jitter @ 156.25MHz, using a 25MHz crystal

(12kHz - 20MHz): 0.32ps (typical)

• Power supply noise rejection PSNR: -50dB (typical)

• LVCMOS interface levels for the frequency select input

• Full 3.3V or 2.5V supply voltage

• Available in both standard (RoHS 5) and Lead-free (RoHS 6)

packages

• -40°C to 85°C ambient operating temperature

Function Table

Inputs

Pin Assignment

Output Frequency with

F_SEL1

F_SEL0

f_XTAL= 25MHz

156.25MHz

125MHz

32 31 30 29 28 27 26 25

VDD

IREF

0 (default)

V^DDA

GND

nQA0

QA0

ICS841N254I

32-lead VFQFN

K Package

100MHz

250MHz

5mm x 5mm x 0.925mm

package body

V^DDOA

GND

REF_CLK

nOEA

V^DD

nQA1

QA1

NOTE: F_SEL[1:0] are asynchronous controls.

Top View

GND

10 11 12 13 14 15 16

Block Diagram

QA0

nQA0

XTAL_IN

LVDS

HCSL

OSC

÷N

XTAL_OUT

REF_CLK

PFD

LPF

FemtoClock® NG

VCO

QA1

nQA1

Pulldown

625MHz

QB0

nQB0

Pulldown

÷25

REF_SEL

BYPASS

F_SEL[0:1]

nOEA

QB1

nQB1

nOEB

IREF

ICS841N254AKI REVISION A APRIL 18, 2011

12 3 4 5 6 7...23

中文翻译

下载PDF

与ICS841N254I相关器件

型号	品牌	获取价格	描述	数据表
ICS841S01	IDT	获取价格	PCI EXPRESS⑩ CLOCK GENERATOR
ICS841S012DI	IDT	获取价格	Crystal-to-0.7V Differential HCSL/LVCMOS Frequency Synthesizer
ICS841S012I	IDT	获取价格	Crystal-to-0.7V Differential HCSL/LVCMOS Frequency Synthesizer
ICS841S01BG	IDT	获取价格	PCI EXPRESS⑩ CLOCK GENERATOR
ICS841S01BGI	IDT	获取价格	暂无描述
ICS841S01BGILF	IDT	获取价格	Processor Specific Clock Generator, 100MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMP
ICS841S01BGILFT	IDT	获取价格	Processor Specific Clock Generator, 100MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMP
ICS841S01BGIT	IDT	获取价格	Processor Specific Clock Generator, 100MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, T
ICS841S01BGLF	IDT	获取价格	PCI EXPRESS⑩ CLOCK GENERATOR
ICS841S01BGLFT	IDT	获取价格	PCI EXPRESS⑩ CLOCK GENERATOR

与ICS841N254I相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

24
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

25

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS841N254I

ICS841N254I 数据手册

与ICS841N254I相关器件

与ICS841N254I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS841N254I

ICS841N254I 数据手册

与ICS841N254I相关器件

与ICS841N254I相关文章

您还可以找

您在本页遇到什么问题？