Datasheet > ICS487-25

ICS487-25

更新时间： 2024-11-14 11:14:27

品牌	Logo	应用领域
矽成 - ICSI		电视
页数	文件大小	规格书
6页	147K
描述
Quad PLL for DTV

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS487-25 数据手册

ICS487-25

Quad PLL for DTV

Description

Features

The ICS487-25 generates five high-quality,

high-frequency clock outputs. It is designed to replace

crystals and crystal oscillators in DTV applications.

Using ICS’ patented Phase Locked Loop (PLL)

techniques, the device runs from a lower frequency

crystal or clock input.

• Packaged in 16-pin TSSOP

• Available in Pb-free packaging

• Replaces multiple crystals and oscillators

• Input crystal or clock frequency of 27 MHz

• Zero ppm frequency synthesis error

• Duty cycle of 45/55

Because there is zero ppm frequency synthesis error

on the audio clocks, the audio will remain locked to the

video.

• Operating voltage of 3.3 V

• Advanced, low power CMOS process

Block Diagram

VDD

S1:0

PLL1

PLL2

PLL3

ACLK

20M

48M

33.0M

X1/ICLK

27 MHz

clock or

crystal

input

Crystal

Oscillator/

Clock

PLL4

24.576M

Buffer

External capacitors

may be required.

PDTS (all outputs and PLLs)

GND

MDS 487-25 A

Revision 050604

Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l www.icst.com

12 3 4 5 6

中文翻译

下载PDF

与ICS487-25相关器件

型号	品牌	获取价格	描述	数据表
ICS487G-25	ICSI	获取价格	Quad PLL for DTV
ICS487G-25LF	ICSI	获取价格	Quad PLL for DTV
ICS487G-25LFT	ICSI	获取价格	Quad PLL for DTV
ICS487G-25T	ICSI	获取价格	Quad PLL for DTV
ICS501	IDT	获取价格	LOCO PLL CLOCK MULTIPLIER Zero ppm multiplication error
ICS501	ICSI	获取价格	LOCO PLL CLOCK MULTIPLIER
ICS501A	ICSI	获取价格	LOCO⑩ PLL CLOCK MULTIPLIER
ICS501A	ICSI	获取价格	LOCO™ PLL CLOCK MULTIPLIER
ICS501A	IDT	获取价格	LOCO™ PLL CLOCK MULTIPLIER
ICS501A-DPK	ICSI	获取价格	LOCO™ PLL CLOCK MULTIPLIER