5秒后页面跳转
IBM041811QLAB-7 PDF预览

IBM041811QLAB-7

更新时间: 2024-02-21 21:00:24
品牌 Logo 应用领域
国际商业机器公司 - IBM 静态存储器内存集成电路
页数 文件大小 规格书
21页 301K
描述
Standard SRAM, 64KX18, 3.5ns, CMOS, PBGA119, BGA-119

IBM041811QLAB-7 技术参数

生命周期:Lifetime Buy零件包装代码:BGA
包装说明:BGA, BGA119,7X17,50针数:119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.76
最长访问时间:3.5 nsI/O 类型:COMMON
JESD-30 代码:R-PBGA-B119长度:22 mm
内存密度:1179648 bit内存集成电路类型:STANDARD SRAM
内存宽度:18功能数量:1
端口数量:1端子数量:119
字数:65536 words字数代码:64000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64KX18
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA119,7X17,50封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
电源:3.3,1.4 V认证状态:Not Qualified
座面最大高度:2.41 mm最大待机电流:0.025 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.44 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

IBM041811QLAB-7 数据手册

 浏览型号IBM041811QLAB-7的Datasheet PDF文件第2页浏览型号IBM041811QLAB-7的Datasheet PDF文件第3页浏览型号IBM041811QLAB-7的Datasheet PDF文件第4页浏览型号IBM041811QLAB-7的Datasheet PDF文件第5页浏览型号IBM041811QLAB-7的Datasheet PDF文件第6页浏览型号IBM041811QLAB-7的Datasheet PDF文件第7页 
.
IBM043611QLAB  
IBM041811QLAB  
Preliminary  
Features  
32K X 36 & 64K X 18 SRAM  
• Common I/O  
• 32K x 36 or 64K x 18 Organizations  
• 0.5 Micron CMOS Technology  
• Asynchronous Output Enable and Power Down  
Inputs  
• Synchronous Pipeline Mode Of Operation with  
Self-Timed Late Write  
• Boundary Scan using limited set of JTAG 1149.1  
functions  
• Single Differential GTL/HSTL Clock  
• Single +3.3V Power Supply and Ground  
• GTL/HSTL Input and Output levels  
• Byte Write Capability & Global Write Enable  
• 7 X 17 Bump Ball Grid Array Package with  
SRAM JEDEC Standard Pinout and Boundary  
SCAN Order  
• Registered Addresses, Write Enables, Synchro-  
nous Select and Data Ins.  
• Programmable Impedance Output Drivers  
• Registered Outputs  
Description  
The IBM043611QLA and IBM041811QLA 1Mb  
SRAMS are Synchronous Pipeline Mode, high per-  
formance CMOS Static Random Access Memories  
that are versatile, wide I/O, and achieves 5 nsec  
cycle times. Differential K clocks are used to initiate  
the read/write operation and all internal operations  
are self-timed. At the rising edge of the K Clock, all  
Addresses, Write-Enables, Sync Select and Data  
Ins are registered internally. Data Outs are updated  
from output registers off the next rising edge of the K  
clock. An internal Write buffer allows write data to  
follow one cycle after addresses and controls. The  
chip is operated with a single +3.3V power supply  
and is compatible with GTL/HSTL I/O interfaces.  
©IBM Corporation, 1996. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
03H9040  
SA14-4659-04  
Revised 7/96  
Page 1 of 21  

与IBM041811QLAB-7相关器件

型号 品牌 获取价格 描述 数据表
IBM041811RLA-5 ETC

获取价格

x18 Synchronous SRAM
IBM041811RLA-6 ETC

获取价格

x18 Synchronous SRAM
IBM041811RLA-7 ETC

获取价格

x18 Synchronous SRAM
IBM041811RLAB-5 ETC

获取价格

x18 Synchronous SRAM
IBM041811RLAB-6 ETC

获取价格

x18 Synchronous SRAM
IBM041811RLAB-7 ETC

获取价格

x18 Synchronous SRAM
IBM041811TLAA-4 ETC

获取价格

x18 Fast Synchronous SRAM
IBM041811TLAB-5 IBM

获取价格

Standard SRAM, 64KX18, 2.5ns, CMOS, PBGA119, BGA-119
IBM041811TLAB-6 IBM

获取价格

Standard SRAM, 64KX18, 3ns, CMOS, PBGA119, BGA-119
IBM041811ULAA-5 ETC

获取价格

x18 Fast Synchronous SRAM