5秒后页面跳转
HY5V56BF-I PDF预览

HY5V56BF-I

更新时间: 2024-01-15 06:25:25
品牌 Logo 应用领域
其他 - ETC 动态存储器
页数 文件大小 规格书
12页 288K
描述
16Mx16|3.3V|8K|H/8/P/S|SDR SDRAM - 256M

HY5V56BF-I 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA54,9X9,32
针数:54Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.24
风险等级:5.84Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:5.4 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):133 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:R-PBGA-B54JESD-609代码:e1
长度:10 mm内存密度:268435456 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:16MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TFBGA
封装等效代码:BGA54,9X9,32封装形状:RECTANGULAR
封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
刷新周期:8192座面最大高度:1.1 mm
自我刷新:YES连续突发长度:1,2,4,8,FP
最大待机电流:0.003 A子类别:DRAMs
最大压摆率:0.09 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:8 mmBase Number Matches:1

HY5V56BF-I 数据手册

 浏览型号HY5V56BF-I的Datasheet PDF文件第5页浏览型号HY5V56BF-I的Datasheet PDF文件第6页浏览型号HY5V56BF-I的Datasheet PDF文件第7页浏览型号HY5V56BF-I的Datasheet PDF文件第9页浏览型号HY5V56BF-I的Datasheet PDF文件第10页浏览型号HY5V56BF-I的Datasheet PDF文件第11页 
HY5V56B(L/S)F-I  
AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)  
-HI  
-8I  
-PI  
-SI  
Parameter  
Symbol  
Unit  
Note  
Min  
7.5  
10  
2.5  
2.5  
-
Max  
Min  
8
Max  
Min  
10  
10  
3
Max  
Min  
10  
12  
3
Max  
CAS Latency = 3  
CAS Latency = 2  
tCK3  
tCK2  
tCHW  
tCLW  
tAC3  
tAC2  
tOH  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
System Clock Cycle  
1000  
1000  
1000  
1000  
Time  
10  
3
Clock High Pulse Width  
Clock Low Pulse Width  
-
-
-
-
-
-
-
1
1
-
3
3
3
CAS Latency = 3  
CAS Latency = 2  
5.4  
-
6
6
-
-
6
6
-
-
6
6
-
Access Time From  
Clock  
2
-
6
-
-
-
Data-Out Hold Time  
Data-Input Setup Time  
Data-Input Hold Time  
Address Setup Time  
Address Hold Time  
CKE Setup Time  
2.5  
2
-
-
2.5  
2
2.5  
2
2.5  
2
tDS  
-
-
-
1
1
1
1
1
1
1
1
tDH  
0.8  
1.5  
0.8  
1.5  
0.8  
1.5  
0.8  
1
-
1
-
1
-
1
-
tAS  
-
2
-
2
-
2
-
tAH  
-
1
-
1
-
1
-
tCKS  
tCKH  
tCS  
-
2
-
2
-
2
-
CKE Hold Time  
-
1
-
1
-
1
-
Command Setup Time  
Command Hold Time  
-
2
-
2
-
2
-
tCH  
-
1
-
1
-
1
-
CLK to Data Output in Low-Z Time  
tOLZ  
tOHZ3  
tOHZ2  
-
1
-
1
-
1
-
CAS Latency = 3  
2.0  
2.0  
5.4  
6
2.0  
2.0  
6
6
2.0  
2.0  
6
6
2.0  
2.0  
6
6
CLK to Data Output in  
High-Z Time  
CAS Latency = 2  
Note :  
1.Assume tR / tF (input rise and fall time ) is 1ns  
If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter  
2.Access times to be measured with input signals of 1v/ns edge rate, from 0.8v to 2.0v  
If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter  
Rev. 0.1/Sep. 02  
9

与HY5V56BF-I相关器件

型号 品牌 获取价格 描述 数据表
HY5V56BF-P HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-PI HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-S HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BF-SI HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BLF-8I HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BLF-H HYNIX

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56BLF-I ETC

获取价格

16Mx16|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V56BSF-PI HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, FBGA-54
HY5V56DF-8 HYNIX

获取价格

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54
HY5V56DFP-H HYNIX

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBG