Datasheet > HY5V56BLF-H

HY5V56BLF-H

更新时间： 2022-12-01 20:27:03

品牌	Logo	应用领域
海力士 - HYNIX		动态存储器
页数	文件大小	规格书
13页	294K
描述
Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HY5V56BLF-H 数据手册

HY5V56B(L/S)F Series

4 Banks x 4M x 16bits Synchronous DRAM

DESCRIPTION

Preliminary

The HY5V56B(L)F is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the Mobile applications which

require low power consumption and industrial temperature range. HY5V56B(L)F is organized as 4banks of

4,194,304x16

HY5V56B(L)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs

are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high

bandwidth. All input and output voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write

cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count

sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate

command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined

design is not restricted by a `2N` rule.)

FEATURES

•

Single 3.3±0.3V power supply

•

Auto refresh and self refresh

All device balls are compatible with LVTTL interface

54Ball FBGA (13.5mm x 8.0mm)

8192 refresh cycles / 64ms

Programmable Burst Length and Burst Type

- 1, 2, 4, 8 or Full page for Sequential Burst

- 1, 2, 4 or 8 for Interleave Burst

All inputs and outputs referenced to positive edge of

system clock

•

Data mask function by UDQM or LDQM

Internal four banks operation

•

Programmable CAS Latency ; 2, 3 Clocks

ORDERING INFORMATION

Part No.

Clock Frequency

Power

Organization

Interface

Package

HY5V56BF-H

HY5V56BF-8

133MHz

125MHz

100MHz

133MHz

125MHz

100MHz

Normal

HY5V56BF-P

HY5V56BF-S

4Banks x 4Mbits

x16

LVTTL

54ball FBGA

HY5V56B(L)F-H

HY5V56B(L)F-8

HY5V56B(L)F-P

HY5V56B(L)F-S

Low power

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev. 0.1/Oct. 02

12 3 4 5 6 7...13

下载PDF

与HY5V56BLF-H相关器件

型号	品牌	描述	获取价格	数据表
HY5V56BLF-I	ETC	16Mx16\|3.3V\|8K\|H/8/P/S\|SDR SDRAM - 256M	获取价格
HY5V56BSF-PI	HYNIX	Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, FBGA-54	获取价格
HY5V56DF-8	HYNIX	Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54	获取价格
HY5V56DFP-H	HYNIX	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBG	获取价格
HY5V56DFP-P	HYNIX	Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBGA-	获取价格
HY5V56DLF-P	HYNIX	Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54	获取价格