Datasheet > HY57W2A1620HCLT-H

HY57W2A1620HCLT-H

更新时间： 2024-11-23 23:57:11

品牌	Logo	应用领域
其他 - ETC		动态存储器
页数	文件大小	规格书
24页	407K
描述
SDRAM\|4X2MX16\|CMOS\|TSOP\|54PIN\|PLASTIC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HY57W2A1620HCLT-H 数据手册

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第2页

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第3页

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第4页

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第5页

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第6页

浏览型号HY57W2A1620HCLT-H的Datasheet PDF文件第7页

HY5W2A6C(L/S)F / HY57W2A1620HC(L/S)T

HY5W26CF / HY57W281620HCT

4Banks x 2M x 16bits Synchronous DRAM

DESCRIPTION

The Hynix Low Power SDRAM is suited for non-PC application which use the batteries such as PDAs,

2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld

PCs.

The Hynix HY5W2A6CF is a 134,217,728bit CMOS Synchronous Dynamic Random Access Memory. It

is organized as 4banks of 2,097,152x16.

The Low Power SDRAM provides for programmable options including CAS latency of 1, 2, or 3, READ

or WRITE burst length of 1, 2, 4, 8, or full page, and the burst count sequence(sequential or interleave).

And the Low Power SDRAM also provides for special programmable options including Partial Array Self

Refresh of a quarter bank, a half bank, 1bank, 2banks, or all banks, Temperature Compensated Self

Refresh of 15, 45, 70, or 85 degrees C. A burst of Read or Write cycles in progress can be terminated

by a burst terminate command or can be interrupted and replaced by a new burst Read or Write com-

mand on any cycle(This pipelined design is not restricted by a 2N rule).

Deep Power Down Mode is a additional operating mode for Low Power SDRAM. This mode can achieve

maximum power reduction by removing power to the memory array within each SDRAM. By using this

feature, the system can cut off alomost all DRAM power without adding the cost of a power switch and

giving up mother-board power-line layout flexibility.

FEATURES

•

Standard SDRAM Protocol

Internal 4bank operation

Voltage : VDD = 2.5V, VDDQ = 1.8V & 2.5V

LVTTL compatible I/O Interface

Low Voltage interface to reduce I/O power

Low Power Features ( HY5W26CF / HY57W281620HCT series can’t support these features)

- PASR(Partial Array Self Refresh)

- TCSR(Temperature Compensated Self Refresh)

- Deep Power Down Mode

•

CAS latency of 1, 2, or 3

Packages : 54ball, 0.8mm pitch FBGA / 54pin, TSOP

-25 ~ 85C Operation

128M SDRAM ODERING INFORMATION

Clock

CAS

Part Number

Organization

Interface

Package

Frequency Latency

HY5W2A6C(L/S)F-H

HY5W26CF-H

133MHz

100MHz

66Mhz

4banks x 2Mb x 16

LVTTL

HY57W2A1620HC(L/S)T-H

HY57W281620HCT-H

HY5W2A6C(L/S)F-P

HY5W26CF-P

HY57W2A1620HC(L/S)T-P

HY57W281620HCT-P

4banks x 2Mb x 16

LVTTL

54ball FBGA

(HY5xxxxxxF)

54pin TSOP-II

(HY5xxxxxxT)

HY5W2A6C(L/S)F-S

HY5W26CF-S

HY57W2A1620HC(L/S)T-S

HY57W281620HCT-S

HHY5W2A6C(L/S)F-B

HY5W26CF-B

HY57W2A1620HC(L/S)T-B

HY57W281620HCT-B

* HY5xxxxxx-B Series can support 40Mhz CL1 and 33Mhz CL1.

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev. 1.3 / Dec. 01

12 3 4 5 6 7...24

中文翻译

下载PDF

与HY57W2A1620HCLT-H相关器件

型号	品牌	获取价格	描述	数据表
HY57W2A1620HCLT-P	HYNIX	获取价格	Synchronous DRAM, 8MX16, 7ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54
HY57W2A1620HCLT-S	ETC	获取价格	SDRAM\|4X2MX16\|CMOS\|TSOP\|54PIN\|PLASTIC
HY57W2A1620HCLT-SF	HYNIX	获取价格	Synchronous DRAM, 8MX16, 7ns, CMOS, PDSO54, 0.400 INCH, TSOP-54
HY57W2A1620HCST-B	HYNIX	获取价格	Synchronous DRAM, 8MX16, 9ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54
HY57W2A1620HCST-H	HYNIX	获取价格	Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54
HY57W2A1620HCST-HF	HYNIX	获取价格	Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 INCH, TSOP-54
HY57W2A1620HCST-P	HYNIX	获取价格	Synchronous DRAM, 8MX16, 7ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54
HY57W2A1620HCST-S	HYNIX	获取价格	Synchronous DRAM, 8MX16, 7ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54
HY57W2A1620HCST-SF	HYNIX	获取价格	Synchronous DRAM, 8MX16, 7ns, CMOS, PDSO54, 0.400 INCH, TSOP-54
HY57W2A1620HCT-B	HYNIX	获取价格	Synchronous DRAM, 8MX16, 9ns, CMOS, PDSO54, 0.400 INCH, TSOP2-54

与HY57W2A1620HCLT-H相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

HY57W2A1620HCLT-H

HY57W2A1620HCLT-H 数据手册

与HY57W2A1620HCLT-H相关器件

与HY57W2A1620HCLT-H相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HY57W2A1620HCLT-H

HY57W2A1620HCLT-H 数据手册

与HY57W2A1620HCLT-H相关器件

与HY57W2A1620HCLT-H相关文章

您还可以找

您在本页遇到什么问题？