5秒后页面跳转
捷配首页

Datasheet > HSTL16919
HSTL16919 PDF预览

HSTL16919

更新时间： 2024-01-29 21:54:22
品牌 Logo 应用领域
德州仪器 - TI 存储锁存器输入元件双倍数据速率
页数 文件大小 规格书
8页 125K
描述
9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

阅读下载

中文翻译

获取价格

HSTL16919 技术参数

生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP,针数：48
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84系列：16919
JESD-30 代码：R-PDSO-G48JESD-609代码：e4
长度：12.5 mm逻辑集成电路类型：D LATCH
位数：9功能数量：1
端子数量：48最高工作温度：70 °C
最低工作温度：输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：5.2 ns认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.45 V
最小供电电压 (Vsup)：3.15 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES温度等级：COMMERCIAL
端子面层：NICKEL PALLADIUM GOLD端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
触发器类型：LOW LEVEL宽度：6.1 mm
Base Number Matches：1

HSTL16919 数据手册

 浏览型号HSTL16919的Datasheet PDF文件第2页浏览型号HSTL16919的Datasheet PDF文件第3页浏览型号HSTL16919的Datasheet PDF文件第4页浏览型号HSTL16919的Datasheet PDF文件第5页浏览型号HSTL16919的Datasheet PDF文件第6页浏览型号HSTL16919的Datasheet PDF文件第7页 
SN74HSTL16919  
9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH  
WITH INPUT PULLUP RESISTORS  
SCES348 – MARCH 2001  
DGG PACKAGE  
(TOP VIEW)  
Member of Texas Instruments’ Widebus  
Family  
Inputs Meet JEDEC HSTL Std JESD 8-6,  
and Outputs Meet Level III Specifications  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
2Q1  
1Q1  
GND  
D1  
V
V
CC  
CC  
2
10-kΩ Pullup Resistor on Data and LE  
Inputs  
3
1Q2  
2Q2  
GND  
1Q3  
2Q3  
4
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
5
D2  
6
V
CC  
D3  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
7
8
D4  
GND  
1LE  
V
CC  
9
1Q4  
2Q4  
GND  
1Q5  
2Q5  
GND  
1Q6  
2Q6  
– 1000-V Charged-Device Model (C101)  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
GND  
description  
V
REF  
GND  
This 9-bit to 18-bit D-type latch is designed for  
3.15-V to 3.45-V V operation. The D inputs  
2LE  
GND  
D5  
D6  
D7  
CC  
accept HSTL levels and the Q outputs provide  
LVTTL levels.  
V
CC  
The SN74HSTL16919 is particularly suitable for  
driving an address bus to two banks of memory.  
Each bank of nine outputs is controlled with its  
own latch-enable (LE) input.  
1Q7  
2Q7  
GND  
1Q8  
2Q8  
V
CC  
D8  
D9  
GND  
2Q9  
1Q9  
Eachof the nine D inputs is tied to the inputs of two  
D-type latches that provide true data (Q) at the  
outputs. While LE is low, the Q outputs of the  
corresponding nine latches follow the D inputs.  
When LE is taken high, the Q outputs are latched  
at the levels set up at the D inputs.  
V
V
CC  
CC  
To ensure low I  
to ensure a differential voltage relative to V  
during power up or power down, 10-kΩ pullup resistors are included on the D and LE inputs  
CC  
. V  
must be applied prior to or at the same time as V , or  
REF REF CC  
V
must be pulled down to ground.  
REF  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
0°C to 70°C  
TSSOP – DGG Tape and reel  
SN74HSTL16919DGGR  
HSTL16919  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

与HSTL16919相关器件

型号 品牌 获取价格 描述 数据表
HSTL16919DGG ETC

获取价格

 		HSTL-TO-LVTTL TRANSLATOR|TSSOP|48PIN|PLASTIC
HSTL16919DGG,118 NXP

获取价格

 		HSTL16919DGG
HSTL16919DGG-T NXP

获取价格

 		IC 16919 SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-15
HSTL-18 ALTERA

获取价格

 		Device Datasheet for Arria II Devices
HSTS016L YHDC

获取价格

 		Hall split core current sensor
HSTS016L-10A YHDC

获取价格

 		Hall split core current sensor
HSTS21 YHDC

获取价格

 		Hall split core current sensor
HSTS21-50A YHDC

获取价格

 		Hall split core current sensor
HSTTLDM-100 ETC

获取价格

 		Tapped Delay Line
HSTTLDM-1000 ETC

获取价格

 		Tapped Delay Line

与HSTL16919相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证