5秒后页面跳转
捷配首页

Datasheet > HSP43168JC-40
HSP43168JC-40 PDF预览

HSP43168JC-40

更新时间： 2024-11-14 20:21:15
品牌 Logo 应用领域
瑞萨 - RENESAS 时钟LTE外围集成电路
页数 文件大小 规格书
23页 554K
描述
10-BIT, DSP-DIGITAL FILTER, PQCC84

阅读下载

中文翻译

获取价格

HSP43168JC-40 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：LCC包装说明：PLASTIC, LCC-84
针数：84Reach Compliance Code：not_compliant
ECCN代码：3A001.A.3HTS代码：8542.39.00.01
风险等级：5.66Is Samacsys：N
边界扫描：NO最大时钟频率：40.81 MHz
外部数据总线宽度：10JESD-30 代码：S-PQCC-J84
JESD-609代码：e0低功率模式：YES
端子数量：84最高工作温度：70 °C
最低工作温度：输出数据总线宽度：28
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC84,1.2SQ封装形状：SQUARE
封装形式：CHIP CARRIER电源：5 V
认证状态：Not Qualified子类别：DSP Peripherals
最大压摆率：363 mA最大供电电压：5.25 V
最小供电电压：4.75 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：J BEND端子节距：1.27 mm
端子位置：QUADuPs/uCs/外围集成电路类型：DSP PERIPHERAL, DIGITAL FILTER
Base Number Matches：1

HSP43168JC-40 数据手册

 浏览型号HSP43168JC-40的Datasheet PDF文件第2页浏览型号HSP43168JC-40的Datasheet PDF文件第3页浏览型号HSP43168JC-40的Datasheet PDF文件第4页浏览型号HSP43168JC-40的Datasheet PDF文件第5页浏览型号HSP43168JC-40的Datasheet PDF文件第6页浏览型号HSP43168JC-40的Datasheet PDF文件第7页 
HSP43168  
TM  
Data Sheet  
September 2000  
FN2808.9  
Dual FIR Filter  
Features  
The HSP43168 Dual FIR Filter consists of two independent  
8-tap FIR filters. Each filter supports decimation from 1 to 16  
and provides on-board storage for 32 sets of coefficients.  
The Block Diagram shows two FIR cells each fed by a  
separate coefficient bank and one of two separate inputs.  
The outputs of the FIR cells are either summed or  
multiplexed by the MUX/Adder. The compute power in the  
FIR Cells can be configured to provide quadrature filtering,  
complex filtering, 2-D convolution, 1-D/2-D correlations, and  
interpolating/decimating filters.  
• Two Independent 8-Tap FIR Filters Configurable as a  
Single 16-Tap FIR  
• 10-Bit Data and Coefficients  
• On-Board Storage for 32 Programmable Coefficient Sets  
• Up To: 256 FIR Taps, 16 x 16 2-D Kernels, or 10 x 19-Bit  
Data and Coefficients  
• Programmable Decimation to 16  
• Programmable Rounding on Output  
• Standard Microprocessor Interface  
The FIR cells take advantage of symmetry in FIR coefficients  
by pre-adding data samples prior to multiplication. This  
allows an 8-tap FIR to be implemented using only 4  
multipliers per filter cell. These cells can be configured as  
either a single 16-tap FIR filter or dual 8-tap FIR filters.  
Asymmetric filtering is also supported.  
Applications  
• Quadrature, Complex Filtering  
• Image Processing  
• Polyphase Filtering  
• Adaptive Filtering  
Decimation of up to 16 is provided to boost the effective  
number of filter taps from 2 to 16 times. Further, the Decimation  
Registers provide the delay necessary for fractional data  
conversion and 2-D filtering with kernels to 16 x16.  
Ordering Information  
TEMP.  
o
The flexibility of the Dual is further enhanced by 32 sets of  
user programmable coefficients. Coefficient selection may  
be changed asynchronously from clock to clock. The ability  
to toggle between coefficient sets further simplifies  
applications such as polyphase or adaptive filtering.  
PART NUMBER RANGE ( C)  
PACKAGE  
PKG. NO.  
HSP43168VC-33  
HSP43168VC-40  
HSP43168VC-45  
HSP43168JC-33  
HSP43168JC-40  
HSP43168JC-45  
HSP43168JI-40  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
-40 to 85  
100 Ld MQFP Q100.14x20  
100 Ld MQFP Q100.14x20  
100 Ld MQFP Q100.14x20  
84 Ld PLCC  
84 Ld PLCC  
84 Ld PLCC  
84 Ld PLCC  
N84.1.15  
N84.1.15  
N84.1.15  
N84.1.15  
The HSP43168 is a low power fully static design  
implemented in an advanced CMOS process. The  
configuration of the device is controlled through a standard  
microprocessor interface.  
Block Diagram  
10  
CIN0 - 9  
CONTROL/  
CONFIGURATION  
9
A0 - 8  
WR  
CSEL0 - 4  
COEFFICIENT  
BANK A  
COEFFICIENT  
BANK B  
10  
INA0 - 9  
FIR CELL A  
FIR CELL B  
MUX  
MUX  
10  
INB0 - 9/  
OUT0 - 8  
MUX/  
ADDER  
9
19  
OUT9 - 27  
OEL  
OEH  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.  
Copyright © Intersil Americas Inc. 2001. All Rights Reserved  
252  
1234567...23

中文翻译

下载PDF

与HSP43168JC-40相关器件

型号 品牌 获取价格 描述 数据表
HSP43168JC-45 RENESAS

获取价格

 		10-BIT, DSP-DIGITAL FILTER, PQCC84, PLASTIC, LCC-84
HSP43168JC-45 INTERSIL

获取价格

 		Dual FIR Filter
HSP43168JC-45 ROCHESTER

获取价格

 		10-BIT, DSP-DIGITAL FILTER, PQCC84
HSP43168JI-40 INTERSIL

获取价格

 		Dual FIR Filter
HSP43168VC-33 INTERSIL

获取价格

 		Dual FIR Filter
HSP43168VC-33 ROCHESTER

获取价格

 		10-BIT, DSP-DIGITAL FILTER, PQFP100
HSP43168VC-40 INTERSIL

获取价格

 		Dual FIR Filter
HSP43168VC-40 ROCHESTER

获取价格

 		10-BIT, DSP-DIGITAL FILTER, PQFP100
HSP43168VC-45 INTERSIL

获取价格

 		Dual FIR Filter
HSP43168VC-45 ROCHESTER

获取价格

 		10-BIT, DSP-DIGITAL FILTER, PQFP100

与HSP43168JC-40相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证