5秒后页面跳转
HS1-3282-8 PDF预览

HS1-3282-8

更新时间: 2024-11-11 22:48:31
品牌 Logo 应用领域
英特矽尔 - INTERSIL 外围集成电路数据传输
页数 文件大小 规格书
15页 179K
描述
CMOS ARINC Bus Interface Circuit

HS1-3282-8 数据手册

 浏览型号HS1-3282-8的Datasheet PDF文件第2页浏览型号HS1-3282-8的Datasheet PDF文件第3页浏览型号HS1-3282-8的Datasheet PDF文件第4页浏览型号HS1-3282-8的Datasheet PDF文件第5页浏览型号HS1-3282-8的Datasheet PDF文件第6页浏览型号HS1-3282-8的Datasheet PDF文件第7页 
HS-3282  
REFERENCE AN400  
March 1997  
CMOS ARINC Bus Interface Circuit  
Features  
Description  
• ARlNC Specification 429 Compatible  
• Data Rates of 100 Kilobits or 12.5 Kilobits  
• Separate Receiver and Transmitter Section  
The HS-3282 is a high performance CMOS bus interface  
circuit that is intended to meet the requirements of ARINC  
Specification 429, and similar encoded, time multiplexed  
serial data protocols. This device is intended to be used with  
the HS-3182, a monolithic Dl bipolar differential line driver  
designed to meet the specifications of ARINC 429. The  
ARINC 429 bus interface circuit consists of two (2) receivers  
and a transmitter operating independently as shown in  
Figure 1. The two receivers operate at a frequency that is ten  
(10) times the receiver data rate, which can be the same or  
different from the transmitter data rate. Although the two  
receivers operate at the same frequency, they are  
functionally independent and each receives serial data asyn-  
chronously. The transmitter section of the ARINC bus  
interface circuit consists mainly of a First-In First-Out (FIFO)  
memory and timing circuit. The FIFO memory is used to hold  
up to eight (8) ARINC data words for transmission serially.  
The timing circuit is used to correctly separate each ARINC  
word as required by ARINC Specification 429. Even though  
ARINC Specification 429 specifies a 32-bit word, including  
parity, the HS-3282 can be programmed to also operate with  
a word length of 25 bits. The incoming receiver data word  
parity is checked, and a parity status is stored in the receiver  
latch and output on Pin BD08 during the 1st word. [A logic  
“0” indicates that an odd number of logic “1” s were received  
and stored; a logic “1” indicates that an even number of logic  
“1”s were received and stored]. In the transmitter the parity  
generator will generate either odd or even parity depending  
upon the status of PARCK control signal. A logic “0” on BD12  
will cause odd parity to be used in the output data stream.  
• Dual and Independent Receivers, Connecting Directly  
to ARINC Bus  
• Serial to Parallel Receiver Data Conversion  
• Parallel to Serial Transmitter Data Conversion  
• Word Lengths of 25 or 32 Bits  
• Parity Status of Received Data  
• Generate Parity of Transmitter Data  
• Automatic Word Gap Timer  
• Single 5V Supply  
• Low Power Dissipation  
• Full Military Temperature Range  
Ordering Information  
PKG.  
NO.  
PACKAGE  
CERDIP  
SMD#  
TEMP. RANGE  
PART NUMBER  
o
o
-55 C to +125 C HS1-3282-8  
F40.6  
5962-8688001QA F40.6  
o
o
CLCC  
-40 C to +85 C HS4-3282-9+  
J44.A  
J44.A  
o
o
-55 C to +125 C HS4-3282-8  
SMD#  
5962-8688001XA J44.A  
Versatility is provided in both the transmitter and receiver by  
the external clock input which allows the bus interface circuit  
to operate at data rates from 0 to 100 kilobits. The external  
clock must be ten (10) times the data rate to insure no data  
ambiguity.  
The ARINC bus interface circuit is fully guaranteed to  
support the data rates of ARINC specification 429 over both  
the voltage (±5%) and full military temperature range. It  
interfaces with UL, CMOS or NMOS support circuitry, and  
uses the standard 5-volt V  
supply.  
CC  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 2964.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 19959-183  

与HS1-3282-8相关器件

型号 品牌 获取价格 描述 数据表
HS1-3374 INTERSIL

获取价格

Radiation Hardened 8-Bit Bidirectional CMOS/TTL Level Converter
HS1-3374RH RENESAS

获取价格

OCTAL TTL/CMOS TO CMOS TRANSLATOR, TRUE OUTPUT, CDIP22
HS1-3374RH-8 INTERSIL

获取价格

Radiation Hardened 8-Bit Bidirectional CMOS/TTL Level Converter
HS1-3374RH-Q INTERSIL

获取价格

Radiation Hardened 8-Bit Bidirectional CMOS/TTL Level Converter
HS1-3447-8 ETC

获取价格

Data Encryption Processor
HS1350-SERIES ETC

获取价格

Peripheral IC
HS1370 ETC

获取价格

Crystal Clock Osclilators
HS-1370 NEL

获取价格

CMOS Compatible Enable/Disable
HS1-3761RH8 ETC

获取价格

Analog IC
HS1380 ETC

获取价格

Crystal Clock Osclilators