5秒后页面跳转
HM628512BLP-5SL PDF预览

HM628512BLP-5SL

更新时间: 2024-01-06 08:50:23
品牌 Logo 应用领域
日立 - HITACHI 静态存储器
页数 文件大小 规格书
18页 87K
描述
4 M SRAM (512-kword x 8-bit)

HM628512BLP-5SL 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP32,.6
针数:32Reach Compliance Code:unknown
风险等级:5.6Is Samacsys:N
最长访问时间:55 nsI/O 类型:COMMON
JESD-30 代码:R-PDIP-T32JESD-609代码:e0
长度:41.9 mm内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:32
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:-20 °C组织:512KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP32,.6
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
座面最大高度:5.08 mm最大待机电流:0.00002 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.06 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:15.24 mmBase Number Matches:1

HM628512BLP-5SL 数据手册

 浏览型号HM628512BLP-5SL的Datasheet PDF文件第5页浏览型号HM628512BLP-5SL的Datasheet PDF文件第6页浏览型号HM628512BLP-5SL的Datasheet PDF文件第7页浏览型号HM628512BLP-5SL的Datasheet PDF文件第9页浏览型号HM628512BLP-5SL的Datasheet PDF文件第10页浏览型号HM628512BLP-5SL的Datasheet PDF文件第11页 
HM628512B Series  
Write Cycle  
HM628512B  
-5  
-7  
Min  
70  
60  
0
Parameter  
Symbol  
tWC  
Min  
55  
50  
0
Max  
20  
20  
Max  
25  
25  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Notes  
Write cycle time  
Chip selection to end of write  
Address setup time  
tCW  
4
5
tAS  
Address valid to end of write  
Write pulse width  
tAW  
50  
40  
0
60  
50  
0
tWP  
3, 12  
6
Write recovery time  
tWR  
WE to output in high-Z  
Data to write time overlap  
Data hold from write time  
Output active from output in high-Z  
Output disable to output in high-Z  
tWHZ  
tDW  
0
0
1, 2, 7  
25  
0
30  
0
tDH  
tOW  
5
5
2
tOHZ  
0
0
1, 2, 7  
Notes: 1. tHZ, tOHZ and tWHZ are defined as the time at which the outputs achieve the open circuit conditions and  
are not referred to output voltage levels.  
2. This parameter is sampled and not 100% tested.  
3. A write occurs during the overlap (tWP) of a low CS and a low WE. A write begins at the later  
transition of CS going low or WE going low. A write ends at the earlier transition of CS going high  
or WE going high. tWP is measured from the beginning of write to the end of write.  
4. tCW is measured from CS going low to the end of write.  
5. tAS is measured from the address valid to the beginning of write.  
6. tWR is measured from the earlier of WE or CS going high to the end of write cycle.  
7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to  
the outputs must not be applied.  
8. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition,  
the output remain in a high impedance state.  
9. Dout is the same phase of the write data of this write cycle.  
10. Dout is the read data of next address.  
11. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the  
opposite phase to the outputs must not be applied to them.  
12. In the write cycle with OE low fixed, tWP must satisfy the following equation to avoid a problem of  
data bus contention. tWP tDW min + tWHZ max  
8

HM628512BLP-5SL 替代型号

型号 品牌 替代类型 描述 数据表
HM628512CLP-5SL RENESAS

功能相似

4 M SRAM (512-kword ´ 8-bit)

与HM628512BLP-5SL相关器件

型号 品牌 获取价格 描述 数据表
HM628512BLP-5UL HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLP7 ETC

获取价格

IC-4MB CMOS SRAM
HM628512BLP-7 HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLP-7SL HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLP-7UL HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLPI-7 HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLPI-8 HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLRR-5 HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLRR-5SL HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)
HM628512BLRR-5UL HITACHI

获取价格

4 M SRAM (512-kword x 8-bit)