5秒后页面跳转
HEF4021BT/N,118 PDF预览

HEF4021BT/N,118

更新时间: 2024-11-22 03:04:19
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 112K
描述
HEF4021B - 8-bit static shift register SOP 16-Pin

HEF4021BT/N,118 技术参数

Source Url Status Check Date:2013-06-14 00:00:00生命周期:Obsolete
零件包装代码:SOP包装说明:SOP,
针数:16Reach Compliance Code:unknown
风险等级:5.28其他特性:OUTPUTS ALSO AVAILABLE AT 6TH AND 7TH STAGE OF THE SHIFT REGISTER
计数方向:RIGHT系列:4000/14000/40000
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:PARALLEL IN SERIAL OUT
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):250 ns座面最大高度:1.75 mm
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:6 MHz

HEF4021BT/N,118 数据手册

 浏览型号HEF4021BT/N,118的Datasheet PDF文件第2页浏览型号HEF4021BT/N,118的Datasheet PDF文件第3页浏览型号HEF4021BT/N,118的Datasheet PDF文件第4页浏览型号HEF4021BT/N,118的Datasheet PDF文件第5页浏览型号HEF4021BT/N,118的Datasheet PDF文件第6页浏览型号HEF4021BT/N,118的Datasheet PDF文件第7页 
HEF4021B  
8-bit static shift register  
Rev. 9 — 30 August 2013  
Product data sheet  
1. General description  
The HEF4021B is an 8-bit static shift register (parallel-to-serial converter) with a  
synchronous serial data input (DS), a clock input (CP), an asynchronous active HIGH  
parallel load input (PL), eight asynchronous parallel data inputs (D0 to D7) and buffered  
parallel outputs from the last three stages (Q5 to Q7).  
Each register stage is a D-type master-slave flip-flop with a set direct (SD) and clear direct  
(CD) input. Information on D0 to D7 is asynchronously loaded into the register while PL is  
HIGH, independent of CP and DS. When PL is LOW, data on DS is shifted into the first  
register position and all the data in the register is shifted one position to the right on the  
LOW-to-HIGH transition of CP. Schmitt trigger action makes the clock input highly tolerant  
of slower rise and fall times.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
2. Features and benefits  
Tolerant of slower rise and fall times  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
Specified from 40 C to +125 C  
Complies with JEDEC standard JESD 13-B  
3. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 C to +125 C.  
Type number  
Package  
Name  
Version  
Description  
HEF4021BP  
HEF4021BT  
HEF4021BTT  
DIP16  
SO16  
plastic dual in-line package; 16 leads (300 mil)  
plastic small outline package; 16 leads; body width 3.9 mm  
SOT38-4  
SOT109-1  
SOT403-1  
TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm  

与HEF4021BT/N,118相关器件

型号 品牌 获取价格 描述 数据表
HEF4021BTD-T NXP

获取价格

IC 4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT
HEF4021BT-Q100 NEXPERIA

获取价格

8-bit static shift register
HEF4021BTT NXP

获取价格

4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, P
HEF4021BTT NEXPERIA

获取价格

8-bit static shift registerProduction
HEF4021BT-T NXP

获取价格

IC 4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT
HEF4021BTTJ NXP

获取价格

HEF4021B - 8-bit static shift register TSSOP 16-Pin
HEF4021BTT-Q100 NEXPERIA

获取价格

8-bit static shift register
HEF4021BTT-Q100J NXP

获取价格

HEF4021B-Q100 - 8-bit static shift register TSSOP 16-Pin
HEF4022B NXP

获取价格

4-stage divide-by-8 Johnson counter
HEF4022BD NXP

获取价格

4-stage divide-by-8 Johnson counter