5秒后页面跳转
HEF4013BT-Q100 PDF预览

HEF4013BT-Q100

更新时间: 2024-11-05 01:22:43
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
17页 770K
描述
Dual D-type flip-flop

HEF4013BT-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.58
系列:4000/14000/40000JESD-30 代码:R-PDSO-G14
长度:8.65 mm逻辑集成电路类型:D FLIP-FLOP
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):220 ns
筛选级别:AEC-Q100座面最大高度:1.75 mm
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:20 MHzBase Number Matches:1

HEF4013BT-Q100 数据手册

 浏览型号HEF4013BT-Q100的Datasheet PDF文件第2页浏览型号HEF4013BT-Q100的Datasheet PDF文件第3页浏览型号HEF4013BT-Q100的Datasheet PDF文件第4页浏览型号HEF4013BT-Q100的Datasheet PDF文件第5页浏览型号HEF4013BT-Q100的Datasheet PDF文件第6页浏览型号HEF4013BT-Q100的Datasheet PDF文件第7页 
HEF4013B-Q100  
Dual D-type flip-flop  
Rev. 3 — 15 December 2015  
Product data sheet  
1. General description  
The HEF4013B-Q100 is a dual D-type flip-flop that features independent set-direct input  
(SD), clear-direct input (CD), clock input (CP) and outputs (Q, Q). Data is accepted when  
CP is LOW and is transferred to the output on the positive-going edge of the clock. The  
active HIGH asynchronous CD and SD inputs are independent and override the D or CP  
inputs. The outputs are buffered for best system performance. The Schmitt trigger action  
of the clock inputs, makes the circuit highly tolerant of slower clock rise and fall times.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Connect unused inputs to VDD, VSS, or another input.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Tolerant of slow clock rise and fall times  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Complies with JEDEC standard JESD 13-B  
3. Applications  
Counters and dividers  
Registers  
Toggle flip-flops  

与HEF4013BT-Q100相关器件

型号 品牌 获取价格 描述 数据表
HEF4013BT-Q100J NXP

获取价格

Standardized symmetrical output characteristics
HEF4013BTS NXP

获取价格

IC 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT
HEF4013BTSDB-T NXP

获取价格

IC 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT
HEF4013BTT NEXPERIA

获取价格

Dual D-type flip-flopProduction
HEF4013BTT NXP

获取价格

Tolerant of slow clock rise and fall times
HEF4013BTT,112 NXP

获取价格

HEF4013B - Dual D-type flip-flop TSSOP 14-Pin
HEF4013BTT-Q100 NXP

获取价格

4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, P
HEF4013BTT-Q100 NEXPERIA

获取价格

Dual D-type flip-flop
HEF4013BTT-Q100,118 NXP

获取价格

D Flip-Flop, 4000/14000/40000 Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementar
HEF4013BU NXP

获取价格

IC 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT