5秒后页面跳转
HD74LV573ATELL PDF预览

HD74LV573ATELL

更新时间: 2024-11-16 05:10:59
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 94K
描述
Octal D-type Transparent Latches with 3-state Outputs

HD74LV573ATELL 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Active零件包装代码:TSSOP
包装说明:4.40 X 6.50 MM, 0.65 MM PITCH, PLASTIC, TSSOP-20针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.18Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G20
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.008 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):225
电源:3.3 VProp。Delay @ Nom-Sup:16.5 ns
传播延迟(tpd):23 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

HD74LV573ATELL 数据手册

 浏览型号HD74LV573ATELL的Datasheet PDF文件第2页浏览型号HD74LV573ATELL的Datasheet PDF文件第3页浏览型号HD74LV573ATELL的Datasheet PDF文件第4页浏览型号HD74LV573ATELL的Datasheet PDF文件第5页浏览型号HD74LV573ATELL的Datasheet PDF文件第6页浏览型号HD74LV573ATELL的Datasheet PDF文件第7页 
HD74LV573A  
Octal D-type Transparent Latches with 3-state Outputs  
REJ03D0519–0100  
Rev.1.00  
Feb. 01, 2005  
Description  
The HD74LV573A has eight D type latches with three state outputs in a 20 pin package. When the latch enables input  
is high, the Q outputs will follow the D inputs. When the latch enables goes low, data at the D inputs will be retained at  
the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all  
outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the  
storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook  
computers), and the low-power consumption extends the battery life.  
Features  
VCC = 2.0 V to 5.5 V operation  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)  
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)  
Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V)  
Ordering Information  
Part Name  
Package Type  
SOP–20 pin (JEITA)  
TSSOP–20 pin  
Package Code  
Package  
Taping Abbreviation  
(Quantity)  
(Previous Code)  
Abbreviation  
HD74LV573AFPEL  
HD74LV573ATELL  
PRSP0020DD–B  
(FP–20DAV)  
FP  
EL (2,000 pcs/reel)  
PTSP0020JB–A  
(TTP–20DAV)  
T
ELL (2,000 pcs/reel)  
Function Table  
Inputs  
Output Q  
OE  
H
LE  
X
D
X
L
Z
L
L
H
H
L
L
L
H
X
H
Q0  
Note: H: High level  
L: Low level  
X: Immaterial  
Z: High impedance  
Q0: Output level before the indicated steady state input conditions were established.  
Rev.1.00 Feb.01.2005 page 1 of 8  

与HD74LV573ATELL相关器件

型号 品牌 获取价格 描述 数据表
HD74LV573FP HITACHI

获取价格

Bus Driver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, EIAJ, SOP-20
HD74LV573FP RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, EIAJ, SOP-20
HD74LV573RP RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74LV573RP HITACHI

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74LV573T HITACHI

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, TSSOP-20
HD74LV574A RENESAS

获取价格

Octal D-type Flip-Flops with 3-state Outputs
HD74LV574A HITACHI

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV574AFP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|SOP|20PIN|PLASTIC
HD74LV574AFPEL RENESAS

获取价格

Octal D-type Flip-Flops with 3-state Outputs
HD74LV574ARP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|SOP|20PIN|PLASTIC