5秒后页面跳转
HD74LV373AFP PDF预览

HD74LV373AFP

更新时间: 2024-12-01 20:29:11
品牌 Logo 应用领域
瑞萨 - RENESAS 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
11页 81K
描述
LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, FP-20DAV

HD74LV373AFP 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Not Recommended零件包装代码:SOIC
包装说明:FP-20DAV针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.05Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G20
长度:12.6 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):22 ns认证状态:Not Qualified
座面最大高度:2.2 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.5 mm
Base Number Matches:1

HD74LV373AFP 数据手册

 浏览型号HD74LV373AFP的Datasheet PDF文件第2页浏览型号HD74LV373AFP的Datasheet PDF文件第3页浏览型号HD74LV373AFP的Datasheet PDF文件第4页浏览型号HD74LV373AFP的Datasheet PDF文件第5页浏览型号HD74LV373AFP的Datasheet PDF文件第6页浏览型号HD74LV373AFP的Datasheet PDF文件第7页 
HD74LV373A  
Octal D-type Transparent Latches with 3-state Outputs  
REJ03D0331–0200Z  
(Previous ADE-205-274 (Z))  
Rev.2.00  
Jun. 25, 2004  
Description  
The HD74LV373A has eight D type latches with three state outputs in a 20 pin package. When the latch enables input  
is high, the Q outputs will follow the D inputs. When the latch enables goes low, data at the D inputs will be retained at  
the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all  
outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the  
storage elements. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook  
computers), and the low-power consumption extends the battery life.  
Features  
VCC = 2.0 V to 5.5 V operation  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)  
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)  
Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V)  
Ordering Information  
Part Name  
Package Type  
Package Code  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
HD74LV373AFPEL  
HD74LV373ARPEL  
HD74LV373ATELL  
SOP–20 pin (JEITA)  
SOP–20 pin (JEDEC)  
TSSOP–20 pin  
FP–20DAV  
FP–20DBV  
TTP–20DAV  
FP  
RP  
T
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
ELL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Output Q  
OE  
H
LE  
X
D
X
L
Z
L
H
H
L
L
L
H
X
H
Q0  
L
Note: H: High level  
L: Low level  
X: Immaterial  
Z: High impedance  
Q0: Output level before the indicated steady state input conditions were established.  
Rev.2.00 Jun. 25, 2004 page 1 of 10  

与HD74LV373AFP相关器件

型号 品牌 获取价格 描述 数据表
HD74LV373AFP-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, FP-20DAV
HD74LV373AFPEL RENESAS

获取价格

Octal D-type Transparent Latches with 3-state Outputs
HD74LV373ARP ETC

获取价格

LATCH|SINGLE|8-BIT|LV-CMOS|SOP|20PIN|PLASTIC
HD74LV373ARPEL RENESAS

获取价格

Octal D-type Transparent Latches with 3-state Outputs
HD74LV373AT ETC

获取价格

LATCH|SINGLE|8-BIT|LV-CMOS|TSSOP|20PIN|PLASTIC
HD74LV373ATELL RENESAS

获取价格

Octal D-type Transparent Latches with 3-state Outputs
HD74LV373ATELL-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, TSSOP-20
HD74LV374A RENESAS

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV374A HITACHI

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV374AFP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|SOP|20PIN|PLASTIC