5秒后页面跳转
HD74LV374A PDF预览

HD74LV374A

更新时间: 2024-12-01 05:10:59
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器
页数 文件大小 规格书
10页 83K
描述
Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs

HD74LV374A 数据手册

 浏览型号HD74LV374A的Datasheet PDF文件第2页浏览型号HD74LV374A的Datasheet PDF文件第3页浏览型号HD74LV374A的Datasheet PDF文件第4页浏览型号HD74LV374A的Datasheet PDF文件第5页浏览型号HD74LV374A的Datasheet PDF文件第6页浏览型号HD74LV374A的Datasheet PDF文件第7页 
HD74LV374A  
Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs  
REJ03D0332–0200Z  
(Previous ADE-205-275 (Z))  
Rev.2.00  
Jun. 25, 2004  
Description  
The HD74LV374A has eight edge trigger D type flip flops with three state outputs in a 20 pin package. Data at the D  
inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input.  
When the clock input goes low, data at the D inputs will be retained at the outputs until clock input returns high again.  
When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of  
what signals are present at the other inputs and the state of the storage elements. Low-voltage and high-speed operation  
is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the  
battery life.  
Features  
VCC = 2.0 V to 5.5 V operation  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V)  
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)  
Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C)  
Output current ±8 mA (@VCC = 3.0 V to 3.6 V), ±16 mA (@VCC = 4.5 V to 5.5 V)  
Ordering Information  
Part Name  
Package Type  
Package Code  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
HD74LV374AFPEL  
HD74LV374ARPEL  
HD74LV374ATELL  
SOP–20 pin (JEITA)  
SOP–20 pin (JEDEC)  
TSSOP–20 pin  
FP–20DAV  
FP–20DBV  
TTP–20DAV  
FP  
RP  
T
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
ELL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Output Q  
OE  
H
CLK  
D
X
L
X
Z
L
L
L
H
X
H
Q0  
L
Note: H: High level  
L: Low level  
X: Immaterial  
Z: High impedance  
Q0: Output level before the indicated steady state input conditions were established.  
Rev.2.00 Jun. 25, 2004, page 1 of 9  

与HD74LV374A相关器件

型号 品牌 获取价格 描述 数据表
HD74LV374AFP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|SOP|20PIN|PLASTIC
HD74LV374AFP-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74LV374AFPEL RENESAS

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV374AFPEL-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74LV374ARP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|SOP|20PIN|PLASTIC
HD74LV374ARPEL RENESAS

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV374AT ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|LV-CMOS|TSSOP|20PIN|PLASTIC
HD74LV374ATELL RENESAS

获取价格

Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
HD74LV374ATELL-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, TSSOP-20
HD74LV374RP RENESAS

获取价格

暂无描述