5秒后页面跳转
HD74LV1GT125A PDF预览

HD74LV1GT125A

更新时间: 2024-02-28 00:32:22
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器转换器电平转换器逻辑集成电路光电二极管ISM频段
页数 文件大小 规格书
8页 116K
描述
Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

HD74LV1GT125A 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SON
包装说明:VSOF, FL5/6,.047,20针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.45控制类型:ENABLE LOW
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-F5
JESD-609代码:e0长度:1.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:13 ns传播延迟(tpd):13 ns
认证状态:Not Qualified座面最大高度:0.6 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.2 mm
Base Number Matches:1

HD74LV1GT125A 数据手册

 浏览型号HD74LV1GT125A的Datasheet PDF文件第1页浏览型号HD74LV1GT125A的Datasheet PDF文件第2页浏览型号HD74LV1GT125A的Datasheet PDF文件第3页浏览型号HD74LV1GT125A的Datasheet PDF文件第5页浏览型号HD74LV1GT125A的Datasheet PDF文件第6页浏览型号HD74LV1GT125A的Datasheet PDF文件第7页 
HD74LV1GT125A  
Electrical Characteristic  
Ta = –40 to 85°C  
Item  
Symbol VCC (V) *  
Min  
1.5  
2.0  
Typ  
Max  
Unit  
Test condition  
3.0 to 3.6  
VIH  
4.5 to 5.5  
Input voltage  
V
3.0 to 3.6  
VIL  
0.6  
0.8  
4.5 to 5.5  
3.3  
0.10  
0.15  
Hysteresis voltage  
VH  
V
V
VT+ – VT  
5.0  
Min to Max VCC–0.1  
IOH = –50 µA  
IOH = –6 mA  
IOH = –12 mA  
IOL = 50 µA  
VOH  
3.0  
4.5  
2.48  
3.8  
Output voltage  
Input current  
Min to Max  
3.0  
0.1  
0.44  
0.55  
±1  
VOL  
IOL = 6 mA  
4.5  
IOL = 12 mA  
IIN  
0 to 5.5  
µA  
µA  
VIN = 5.5 V or GND  
Off state output  
current  
IOZ  
Min to Max  
5.5  
±5  
10  
VO = 5.5 V or GND  
VIN = VCC or GND,  
IO = 0  
ICC  
µA  
Quiescent  
supply current  
One input VIN = 3.4 V,  
other input VCC or GND  
ICC  
5.5  
1.5  
mA  
Output leakage current  
Input capacitance  
IOFF  
CIN  
0
5
µA  
VIN or VO = 0 to 5.5 V  
VIN = VCC or GND  
5.0  
3.0  
pF  
Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.  
Switching Characteristics  
VCC = 3.3 ± 0.3 V  
Ta = 25°C  
Typ  
4.5  
Ta = –40 to 85°C  
Test  
FROM  
TO  
Item  
Symbol  
Unit  
ns  
Conditions (Input) (Output)  
Min  
Max  
9.0  
Min  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
Max  
10.5  
13.0  
10.5  
13.0  
11.5  
15.0  
CL = 15 pF  
Propagation  
delay time  
tPLH  
tPHL  
A
Y
Y
Y
6.0  
11.5  
9.0  
CL = 50 pF  
CL = 15 pF  
CL = 50 pF  
CL = 15 pF  
CL = 50 pF  
4.5  
tZH  
tZL  
Enable time  
Disable time  
ns  
OE  
OE  
6.0  
11.5  
10.0  
13.5  
4.0  
tHZ  
tLZ  
ns  
5.5  
VCC = 5.0 ± 0.5 V  
Ta = 25°C  
Typ  
3.4  
Ta = –40 to 85°C  
Test  
FROM  
TO  
Item  
Symbol  
Unit  
ns  
Conditions (Input) (Output)  
Min  
Max  
5.5  
7.5  
5.1  
7.1  
6.8  
8.8  
Min  
1.0  
1.0  
1.0  
1.0  
1.0  
1.0  
Max  
6.5  
CL = 15 pF  
Propagation  
delay time  
tPLH  
tPHL  
A
Y
Y
Y
4.3  
8.5  
CL = 50 pF  
CL = 15 pF  
CL = 50 pF  
CL = 15 pF  
CL = 50 pF  
3.4  
6.0  
tZH  
tZL  
Enable time  
Disable time  
ns  
OE  
OE  
4.4  
8.0  
3.2  
8.0  
tHZ  
tLZ  
ns  
4.0  
10.0  
REJ03D0123-0900 Rev.9.00, Mar 21, 2008  
Page 4 of 7  

与HD74LV1GT125A相关器件

型号 品牌 描述 获取价格 数据表
HD74LV1GT125ACM HITACHI Gate

获取价格

HD74LV1GT125ACME RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT125ACME-E RENESAS LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-88A, CMPAK-5

获取价格

HD74LV1GT125A-EL RENESAS LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, CMPAK-5

获取价格

HD74LV1GT125AVSE RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT126A RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格