5秒后页面跳转
HD74LV1GT126A PDF预览

HD74LV1GT126A

更新时间: 2024-02-21 03:56:49
品牌 Logo 应用领域
瑞萨 - RENESAS 转换器电平转换器逻辑集成电路光电二极管驱动
页数 文件大小 规格书
8页 113K
描述
Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

HD74LV1GT126A 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Not Recommended零件包装代码:SON
包装说明:VSOF,针数:5
Reach Compliance Code:compliant风险等级:5.46
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-F5
JESD-609代码:e6长度:1.6 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):13 ns
认证状态:Not Qualified座面最大高度:0.6 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN BISMUTH端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:20宽度:1.2 mm
Base Number Matches:1

HD74LV1GT126A 数据手册

 浏览型号HD74LV1GT126A的Datasheet PDF文件第2页浏览型号HD74LV1GT126A的Datasheet PDF文件第3页浏览型号HD74LV1GT126A的Datasheet PDF文件第4页浏览型号HD74LV1GT126A的Datasheet PDF文件第5页浏览型号HD74LV1GT126A的Datasheet PDF文件第6页浏览型号HD74LV1GT126A的Datasheet PDF文件第7页 
HD74LV1GT126A  
Bus Buffer Gate with 3–state Output /  
CMOS Logic Level Shifter  
REJ03D0124-0900  
Rev.9.00  
Mar 21, 2008  
Description  
The HD74LV1GT126A has a bus buffer gate with 3–state output in a 5 pin package. Output is disabled when the  
associated output enable (OE) input is low. To ensure the high impedance state during power up or power down, OE  
should be connected to VCC through a pull-down resistor; the minimum value of the resistor is determined by the current  
sourcing capability of the driver. The input protection circuitry on this device allows over voltage tolerance on the  
input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from  
1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply. Low voltage and high-  
speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power  
consumption extends the battery life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V, Output : Z)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Package Code  
(Previous Code)  
PTSP0005ZC-A  
(CMPAK-5V)  
Package  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
CMPAK–5 pin  
VSON–5 pin  
Abbreviation  
HD74LV1GT126ACME  
HD74LV1GT126AVSE  
CM  
E (3000 pcs/reel)  
E (3000 pcs/reel)  
PUSN0005KA-A  
(TNP-5DV)  
VS  
Note: Please consult the sales office for the above package availability.  
REJ03D0124-0900 Rev.9.00, Mar 21, 2008  
Page 1 of 7  

与HD74LV1GT126A相关器件

型号 品牌 获取价格 描述 数据表
HD74LV1GT126ACM HITACHI

获取价格

Bus Driver/Transceiver
HD74LV1GT126ACME RENESAS

获取价格

Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
HD74LV1GT126ACME-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-88A, CMPAK-5
HD74LV1GT126AVSE RENESAS

获取价格

Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter
HD74LV1GT126AVSE-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, 1.20 X 1.60 MM, 0.50 MM PITCH, PLA
HD74LV1GT14A RENESAS

获取价格

Inverter with Schmitt-trigger Input / CMOS Logic Level Shifter
HD74LV1GT14ACM HITACHI

获取价格

Gate
HD74LV1GT14ACME RENESAS

获取价格

Inverter with Schmitt-trigger Input / CMOS Logic Level Shifter
HD74LV1GT14ACME-E RENESAS

获取价格

LV/LV-A/LVX/H SERIES, 1-INPUT INVERT GATE, PDSO5, SC-88A, CMPAK-5
HD74LV1GT14AVS HITACHI

获取价格

Inverter, LV/LV-A/LVX/H Series, 1-Func, 1-Input, CMOS, PDSO5, VSON-5