5秒后页面跳转
HD74LV1GT125A PDF预览

HD74LV1GT125A

更新时间: 2024-01-27 23:44:40
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器转换器电平转换器逻辑集成电路光电二极管ISM频段
页数 文件大小 规格书
8页 116K
描述
Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

HD74LV1GT125A 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SON
包装说明:VSOF, FL5/6,.047,20针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.45控制类型:ENABLE LOW
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-F5
JESD-609代码:e0长度:1.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:13 ns传播延迟(tpd):13 ns
认证状态:Not Qualified座面最大高度:0.6 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.2 mm
Base Number Matches:1

HD74LV1GT125A 数据手册

 浏览型号HD74LV1GT125A的Datasheet PDF文件第1页浏览型号HD74LV1GT125A的Datasheet PDF文件第2页浏览型号HD74LV1GT125A的Datasheet PDF文件第4页浏览型号HD74LV1GT125A的Datasheet PDF文件第5页浏览型号HD74LV1GT125A的Datasheet PDF文件第6页浏览型号HD74LV1GT125A的Datasheet PDF文件第7页 
HD74LV1GT125A  
Pin Arrangement  
1
2
3
OE  
A
5
VCC  
GND  
4
Y
(Top view)  
Absolute Maximum Ratings  
Item  
Symbol  
Ratings  
–0.5 to 7.0  
–0.5 to 7.0  
–0.5 to VCC + 0.5  
–0.5 to 7.0  
–20  
Unit  
Test Conditions  
Supply voltage range  
Input voltage range *1  
VCC  
VI  
V
V
Output : H or L  
CC : OFF or Output : Z  
Output voltage range *1, 2  
VO  
V
V
Input clamp current  
IIK  
IOK  
IO  
mA  
mA  
mA  
VI < 0  
Output clamp current  
Continuous output current  
±50  
VO < 0 or VO > VCC  
VO = 0 to VCC  
±25  
Continuous current through  
VCC or GND  
I
CC or IGND  
±50  
mA  
Maximum power dissipation  
at Ta = 25°C (in still air) *3  
PT  
200  
mW  
°C  
Storage temperature  
Tstg  
–65 to 150  
Notes:  
The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two  
of which may be realized at the same time.  
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are  
observed.  
2. This value is limited to 5.5 V maximum.  
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.  
Recommended Operating Conditions  
Item  
Supply voltage range  
Input voltage range  
Symbol  
VCC  
Min  
3.0  
0
Max  
5.5  
5.5  
VCC  
5.5  
6
Unit  
V
Conditions  
VI  
V
0
Output voltage range  
VO  
IOH  
IOL  
V
0
Output : Z  
0
VCC = 3.0 to 3.6 V  
VCC = 4.5 to 5.5 V  
VCC = 3.0 to 3.6 V  
VCC = 4.5 to 5.5 V  
VCC = 3.0 to 3.6 V  
VCC = 4.5 to 5.5 V  
mA  
mA  
12  
Output current  
–6  
–12  
100  
20  
Input transition rise or fall rate  
Operating free-air temperature  
t / v  
ns / V  
°C  
0
Ta  
–40  
85  
Note: Unused or floating inputs must be held high or low.  
REJ03D0123-0900 Rev.9.00, Mar 21, 2008  
Page 3 of 7  

与HD74LV1GT125A相关器件

型号 品牌 描述 获取价格 数据表
HD74LV1GT125ACM HITACHI Gate

获取价格

HD74LV1GT125ACME RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT125ACME-E RENESAS LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-88A, CMPAK-5

获取价格

HD74LV1GT125A-EL RENESAS LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, CMPAK-5

获取价格

HD74LV1GT125AVSE RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT126A RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格