5秒后页面跳转
HD74LV1GT125ACME-E PDF预览

HD74LV1GT125ACME-E

更新时间: 2024-01-09 16:47:09
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器转换器电平转换器逻辑集成电路光电二极管ISM频段
页数 文件大小 规格书
8页 116K
描述
LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-88A, CMPAK-5

HD74LV1GT125ACME-E 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SON
包装说明:VSOF, FL5/6,.047,20针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.45控制类型:ENABLE LOW
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-F5
JESD-609代码:e0长度:1.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:13 ns传播延迟(tpd):13 ns
认证状态:Not Qualified座面最大高度:0.6 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.2 mm
Base Number Matches:1

HD74LV1GT125ACME-E 数据手册

 浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第2页浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第3页浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第4页浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第5页浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第6页浏览型号HD74LV1GT125ACME-E的Datasheet PDF文件第7页 
HD74LV1GT125A  
Bus Buffer Gate with 3–state Output /  
CMOS Logic Level Shifter  
REJ03D0123-0900  
Rev.9.00  
Mar 21, 2008  
Description  
The HD74LV1GT125A has a bus buffer gate with 3–state output in a 5 pin package. Output is disabled when the  
associated output enable (OE) input is high. To ensure the high impedance state during power up or power down, OE  
should be connected to VCC through a pull-down resistor; the minimum value of the resistor is determined by the current  
sourcing capability of the driver. The input protection circuitry on this device allows over voltage tolerance on the  
input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from  
1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply. Low voltage and high-  
speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power  
consumption extends the battery life.  
Features  
The basic gate function is lined up as Renesas uni logic series.  
Supplied on emboss taping for high-speed automatic mounting.  
TTL compatible input level.  
Supply voltage range : 3.0 to 5.5 V  
Operating temperature range : –40 to +85°C  
Logic-level translate function  
3.0 V CMOS logic 5.0 V CMOS logic (@VCC = 5.0 V)  
1.8 V or 2.5 V CMOS logic 3.3 V CMOS logic (@VCC = 3.3 V)  
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)  
All outputs VO (Max.) = 5.5 V (@VCC = 0 V, Output : Z)  
Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V)  
All the logical input has hysteresis voltage for the slow transition.  
Ordering Information  
Package Code  
(Previous Code)  
PTSP0005ZC-A  
(CMPAK-5V)  
Package  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
CMPAK–5 pin  
VSON–5 pin  
Abbreviation  
HD74LV1GT125ACME  
HD74LV1GT125AVSE  
CM  
E (3000 pcs/reel)  
E (3000 pcs/reel)  
PUSN0005KA-A  
(TNP-5DV)  
VS  
Note: Please consult the sales office for the above package availability.  
REJ03D0123-0900 Rev.9.00, Mar 21, 2008  
Page 1 of 7  

与HD74LV1GT125ACME-E相关器件

型号 品牌 描述 获取价格 数据表
HD74LV1GT125A-EL RENESAS LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, CMPAK-5

获取价格

HD74LV1GT125AVSE RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT126A RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格

HD74LV1GT126A HITACHI Bus Buffer Gate with 3-state Output

获取价格

HD74LV1GT126ACM HITACHI Bus Driver/Transceiver

获取价格

HD74LV1GT126ACME RENESAS Bus Buffer Gate with 3.state Output / CMOS Logic Level Shifter

获取价格