5秒后页面跳转
GS9000DCPJE3 PDF预览

GS9000DCPJE3

更新时间: 2024-02-25 09:25:25
品牌 Logo 应用领域
GENNUM 解码器消费电路商用集成电路
页数 文件大小 规格书
9页 152K
描述
GENLINX II -TM GS9000D Serial Digital Decoder

GS9000DCPJE3 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:QCCJ, LDCC28,.5SQReach Compliance Code:unknown
风险等级:5.7Is Samacsys:N
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:S-PQCC-J28
端子数量:28最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:5 V认证状态:Not Qualified
子类别:Other Consumer ICs表面贴装:YES
技术:BIPOLAR温度等级:COMMERCIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUADBase Number Matches:1

GS9000DCPJE3 数据手册

 浏览型号GS9000DCPJE3的Datasheet PDF文件第2页浏览型号GS9000DCPJE3的Datasheet PDF文件第3页浏览型号GS9000DCPJE3的Datasheet PDF文件第4页浏览型号GS9000DCPJE3的Datasheet PDF文件第6页浏览型号GS9000DCPJE3的Datasheet PDF文件第7页浏览型号GS9000DCPJE3的Datasheet PDF文件第8页 
PIN DESCRIPTIONS  
PIN NO.  
SYMBOL  
TYPE  
DESCRIPTION  
15  
SWC  
PCLK  
PD0  
Input  
Sync Warning Control. Analog input used to set the HSYNC Error Rate (HER). This is  
accomplished by an external RC time constant connected to this pin.  
16  
17  
Output  
Output  
Parallel Clock Output. CMOS (TTL compatible) clock output where the rising edge of the  
clock is located at the centre of the parallel data window within a given tolerance. See Fig. 7.  
Parallel Data Output - Bit 0 (LSB). CMOS (TTL compatible) descrambled parallel data output  
from the serial to parallel convertor representing the least significant bit (LSB).  
18  
VDD  
Power Supply. Most positive power supply connection.  
19-25  
PD1 - PD7  
Outputs Parallel Data Outputs - Bit 1 to Bit 7. CMOS (TTL compatible) descrambled parallel data  
outputs from the serial to parallel convertor representing data bit 1 through data bit 7.  
26  
27  
VSS  
Power Supply. Most negative power supply connection.  
PD8  
Output  
Output  
Parallel Data Output. CMOS (TTL compatible) descrambled parallel data output from the  
serial to parallel convertor representing data bit 8.  
28  
PD9  
Parallel Data Output - Bit 9 (MSB). CMOS (TTL compatible) descrambled data output from  
the serial to parallel convertor representing the most significant bit (MSB).  
INPUT/OUTPUT CIRCUITS  
V
V
V
DD  
DD  
DD  
R
EXT  
SDI  
SCI  
SSC  
BIAS  
EXTERNAL  
COMPONENTS  
V
DD  
Fig. 2 Pin 11 SSC  
SDI  
SCI  
V
DD  
V
DD  
Fig. 4 Pins 5 - 8 SDI - SCI  
SCE  
Fig. 3 Pin 14 SCE  
5 of 9  
GENNUM CORPORATION  
18784 - 3  

与GS9000DCPJE3相关器件

型号 品牌 描述 获取价格 数据表
GS9000DCTJ GENNUM GENLINX II -TM GS9000D Serial Digital Decoder

获取价格

GS9000DCTJE3 GENNUM GENLINX II -TM GS9000D Serial Digital Decoder

获取价格

GS9000S ETC Serial Digital Decoder

获取价格

GS9000SCPJ ETC SMPTE

获取价格

GS9000SCTJ ETC Analog IC

获取价格

GS9001 GENNUM EDH COPROCESSOR

获取价格