Datasheet > GS880Z36BGT-133

GS880Z36BGT-133

更新时间： 2024-11-26 07:53:31

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
23页	684K
描述
ZBT SRAM, 256KX36, 8.5ns, CMOS, PQFP100, TQFP-100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS880Z36BGT-133 数据手册

GS880Z18/36BT-250/225/200/166/150/133

100-Pin TQFP

Commercial Temp

Industrial Temp

250 MHz–133 MHz

9Mb Pipelined and Flow Through

2.5 V or 3.3 V V_DD

2.5 V or 3.3 V I/O

Synchronous NBT SRAM

Features

Functional Description

• NBT (No Bus Turn Around) functionality allows zero wait

read-write-read bus utilization; Fully pin-compatible with

both pipelined and flow through NtRAM™, NoBL™ and

ZBT™ SRAMs

The GS880Z18/36BT is a 9Mbit Synchronous Static SRAM.

GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other

pipelined read/double late write or flow through read/single

late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

• 2.5 V or 3.3 V +10%/–10% core power supply

• 2.5 V or 3.3 V I/O supply

• User-configurable Pipeline and Flow Through mode

• LBO pin for Linear or Interleave Burst mode

• Pin compatible with 2M, 4M, and 18M devices

• Byte write operation (9-bit Bytes)

Because it is a synchronous device, address, data inputs, and

read/ write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

• 3 chip enable signals for easy depth expansion

• ZZ Pin for automatic power-down

• JEDEC-standard 100-lead TQFP package

-250 -225 -200 -166 -150 -133 Unit

Pipeline

3-1-1-1

2.5 2.7 3.0 3.4 3.8 4.0 ns

4.0 4.4 5.0 6.0 6.7 7.5 ns

tCycle

Curr (x18) 280 255 230 200 185 165 mA

Curr (x36) 330 300 270 230 215 190 mA

3.3 V

2.5 V

The GS880Z18/36BT may be configured by the user to

operate in Pipeline or Flow Through mode. Operating as a

pipelined synchronous device, meaning that in addition to the

rising edge triggered registers that capture input signals, the

device incorporates a rising-edge-triggered output register. For

read cycles, pipelined SRAM output data is temporarily stored

by the edge triggered output register during the access cycle

and then released to the output drivers at the next rising edge of

clock.

Curr (x18) 275 250 230 195 180 165 mA

Curr (x36) 320 295 265 225 210 185 mA

Flow

Through

2-1-1-1

5.5 6.0 6.5 7.0 7.5 8.5 ns

tCycle

Curr (x18) 175 165 160 150 145 135 mA

Curr (x36) 200 190 180 170 165 150 mA

3.3 V

2.5 V

Curr (x18) 175 165 160 150 145 135 mA

Curr (x36) 200 190 180 170 165 150 mA

The GS880Z18/36BT is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

Standard 100-pin TQFP package.

Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles

Clock

Address

Read/Write

Flow Through

Data I/O

Pipelined

Data I/O

Rev: 1.00b 12/2002

1/23

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

NoBL is a trademark of Cypress Semiconductor Corp.. NtRAM is a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.

12 3 4 5 6 7...23

中文翻译

下载PDF

与GS880Z36BGT-133相关器件

型号	品牌	获取价格	描述	数据表
GS880Z36BGT-150	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36BGT-150I	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36BGT-150IT	ROCHESTER	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z36BGT-150IV	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36BGT-150IV	ROCHESTER	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z36BGT-150IVT	ROCHESTER	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z36BGT-150V	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36BGT-150VT	ROCHESTER	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z36BGT-150VT	GSI	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z36BGT-166	GSI	获取价格	ZBT SRAM, 256KX36, 7ns, CMOS, PQFP100, TQFP-100

与GS880Z36BGT-133相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880Z36BGT-133

GS880Z36BGT-133 数据手册

与GS880Z36BGT-133相关器件

与GS880Z36BGT-133相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880Z36BGT-133

GS880Z36BGT-133 数据手册

与GS880Z36BGT-133相关器件

与GS880Z36BGT-133相关文章

您还可以找

您在本页遇到什么问题？