Datasheet > GS88036TT-80I

GS88036TT-80I

更新时间： 2024-11-11 03:49:55

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
25页	377K
描述
Standard SRAM, 256KX36, 14ns, CMOS, PQFP100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS88036TT-80I 数据手册

Preliminary

GS88018/32/36T-11/11.5/100/80/66

100-Pin TQFP

Commercial Temp

Industrial Temp

100 MHz–66 MHz

3.3 V V_DD

3.3 V and 2.5 V I/O

512K x 18, 256K x 32, 256K x 36

8Mb Sync Burst SRAMs

interleave order with the Linear Burst Order (LBO) input. The

Burst function need not be used. New addresses can be loaded

on every cycle with no degradation of chip performance.

Features

• FT pin for user-configurable flow through or pipelined

operation

• Single Cycle Deselect (SCD) operation

• 3.3 V +10%/–5% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to Interleaved Pipelined mode

• Byte Write (BW) and/or Global Write (GW) operation

• Common data inputs and data outputs

• Clock Control, registered, address, data, and control

• Internal self-timed write cycle

Flow Through/Pipeline Reads

The function of the Data Output Register can be controlled by

the user via the FT mode pin (Pin 14). Holding the FT mode

pin low places the RAM in Flow Through mode, causing

output data to bypass the Data Output Register. Holding FT

high places the RAM in Pipeline mode, activating the rising-

edge-triggered Data Output Register.

SCD Pipelined Reads

The GS88018/32/36T is a SCD (Single Cycle Deselect)

pipelined synchronous SRAM. DCD (Dual Cycle Deselect)

versions are also available. SCD SRAMs pipeline deselect

commands one stage less than read commands. SCD RAMs

begin turning off their outputs immediately after the deselect

command has been captured in the input registers.

• Automatic power-down for portable applications

• 100-lead TQFP package

-11

-11.5

-100

10 ns 12.5 ns 15 ns

5 ns

225 mA 225 mA 225 mA 200 mA 185 mA

-80

-66

Pipeline tCycle 10 ns

10 ns

Byte Write and Global Write

3-1-1-1

4.0 ns 4.0 ns 4.0 ns 4.5 ns

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the Byte Write

control inputs.

Flow

Through

2-1-1-1

11 ns 11.5 ns 12 ns

15 ns 15 ns 15 ns

180 mA 180 mA 180 mA 175 mA 165 mA

14 ns

15 ns

18 ns

20 ns

tCycle

Sleep Mode

Low power (Sleep mode) is attained through the assertion

(High) of the ZZ signal, or by stopping the clock (CK).

Memory data is retained during Sleep mode.

Functional Description

Applications

Core and Interface Voltages

The GS88018/32/36T operates on a 3.3 V power supply and all

inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate

The GS88018/32/36T is a 9,437,184-bit (8,388,608-bit for x32

version) high performance synchronous SRAM with a 2-bit

burst address counter. Although of a type originally developed

for Level 2 Cache applications supporting high performance

CPUs, the device now finds application in synchronous SRAM

applications, ranging from DSP main store to networking chip

set support.

output power (V

) pins are used to decouple output noise

DDQ

from the internal circuit.

Controls

Addresses, data I/Os, chip enables (E1, E2, E3), address burst

control inputs (ADSP, ADSC, ADV), and write control inputs

(Bx, BW, GW) are synchronous and are controlled by a

positive-edge-triggered clock input (CK). Output enable (G)

and power down control (ZZ) are asynchronous inputs. Burst

cycles can be initiated with either ADSP or ADSC inputs. In

Burst mode, subsequent burst addresses are generated

internally and are controlled by ADV. The burst address

counter may be configured to count in either linear or

Rev: 1.11 9/2000

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...25

中文翻译

下载PDF

与GS88036TT-80I相关器件

型号	品牌	获取价格	描述	数据表
GS88037AGT-133	GSI	获取价格	Cache SRAM, 256KX36, 3.5ns, CMOS, PQFP100, TQFP-100
GS88037AGT-133I	GSI	获取价格	Cache SRAM, 256KX36, 3.5ns, CMOS, PQFP100, TQFP-100
GS88037AGT-133IT	GSI	获取价格	Cache SRAM, 256KX36, 3.5ns, CMOS, PQFP100, TQFP-100
GS88037AGT-133T	GSI	获取价格	Cache SRAM, 256KX36, 3.5ns, CMOS, PQFP100, TQFP-100
GS88037AGT-225	GSI	获取价格	Cache SRAM, 256KX36, 2.2ns, CMOS, PQFP100, TQFP-100
GS88037AGT-225I	GSI	获取价格	Cache SRAM, 256KX36, 2.2ns, CMOS, PQFP100, TQFP-100
GS88037AGT-225IT	GSI	获取价格	Cache SRAM, 256KX36, 2.2ns, CMOS, PQFP100, TQFP-100
GS88037AGT-225T	GSI	获取价格	暂无描述
GS88037AT-166I	GSI	获取价格	Cache SRAM, 256KX36, 2.9ns, CMOS, PQFP100, TQFP-100
GS88037AT-225I	GSI	获取价格	Cache SRAM, 256KX36, 2.2ns, CMOS, PQFP100, TQFP-100

与GS88036TT-80I相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

24
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

24
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

50
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

40

产品中心

服务支持

精选活动

关于我们

帮助中心

GS88036TT-80I

GS88036TT-80I 数据手册

与GS88036TT-80I相关器件

与GS88036TT-80I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS88036TT-80I

GS88036TT-80I 数据手册

与GS88036TT-80I相关器件

与GS88036TT-80I相关文章

您还可以找

您在本页遇到什么问题？