Datasheet > GS81302D07GE-450I

GS81302D07GE-450I

更新时间： 2024-12-02 00:32:15

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
32页	251K
描述
144Mb SigmaQuad-IITM Burst of 4 SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS81302D07GE-450I 数据手册

浏览型号GS81302D07GE-450I的Datasheet PDF文件第2页

浏览型号GS81302D07GE-450I的Datasheet PDF文件第3页

浏览型号GS81302D07GE-450I的Datasheet PDF文件第4页

浏览型号GS81302D07GE-450I的Datasheet PDF文件第5页

浏览型号GS81302D07GE-450I的Datasheet PDF文件第6页

浏览型号GS81302D07GE-450I的Datasheet PDF文件第7页

GS81302D07/10/19/37E-450/400/350/333/300

450 MHz–300 MHz

144Mb SigmaQuad-II+^TM

Burst of 4 SRAM

165-Bump BGA

Commercial Temp

Industrial Temp

1.8 V V

1.8 V and 1.5 V I/O

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Features

• 2.0 clock Latency

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

Clocking and Addressing Schemes

The GS81302D07/10/19/37E SigmaQuad-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

Each internal read and write operation in a SigmaQuad-II+ B4

RAM is four times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II+ B4 RAM is always two address pins

less than the advertised index depth (e.g., the 16M x 8 has a

4M addressable index).

SigmaQuad™ Family Overview

The GS81302D07/10/19/37E are built in compliance with the

SigmaQuad-II+ SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 150,994,944-bit (144Mb)

SRAMs. The GS81302D07/10/19/37E SigmaQuad SRAMs

Parameter Synopsis

-450

2.2 ns

0.45 ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

-333

-300

3.3 ns

0.45 ns

tKHKH

tKHQV

3.0 ns

0.45 ns

Rev: 1.04 4/2011

1/31

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...32

中文翻译

下载PDF

与GS81302D07GE-450I相关器件

型号	品牌	获取价格	描述	数据表
GS81302D08E-167I	GSI	获取价格	DDR SRAM, 16MX8, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GS81302D08E-200I	GSI	获取价格	DDR SRAM, 16MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GS81302D08E-200IT	GSI	获取价格	DDR SRAM, 16MX8, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
GS81302D08E-250	GSI	获取价格	165 BGA
GS81302D08E-250I	GSI	获取价格	165 BGA
GS81302D08E-300	GSI	获取价格	165 BGA
GS81302D08E-300I	GSI	获取价格	165 BGA
GS81302D08E-333	GSI	获取价格	165 BGA
GS81302D08E-333I	GSI	获取价格	165 BGA
GS81302D08E-350	GSI	获取价格	165 BGA

与GS81302D07GE-450I相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

GS81302D07GE-450I

GS81302D07GE-450I 数据手册

与GS81302D07GE-450I相关器件

与GS81302D07GE-450I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS81302D07GE-450I

GS81302D07GE-450I 数据手册

与GS81302D07GE-450I相关器件

与GS81302D07GE-450I相关文章

您还可以找

您在本页遇到什么问题？