5秒后页面跳转
GM76U8128CLG-10 PDF预览

GM76U8128CLG-10

更新时间: 2024-11-06 23:53:55
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
11页 104K
描述
x8 SRAM

GM76U8128CLG-10 数据手册

 浏览型号GM76U8128CLG-10的Datasheet PDF文件第2页浏览型号GM76U8128CLG-10的Datasheet PDF文件第3页浏览型号GM76U8128CLG-10的Datasheet PDF文件第4页浏览型号GM76U8128CLG-10的Datasheet PDF文件第5页浏览型号GM76U8128CLG-10的Datasheet PDF文件第6页浏览型号GM76U8128CLG-10的Datasheet PDF文件第7页 
GM76U8128CL/CLL  
LG Semicon Co.,Ltd.  
131,072 WORDS x 8 BIT  
CMOS STATIC RAM  
Description  
Pin Configuration  
The GM76U8128CL/CLL is a 1,048,576 bits static  
random access memory organized as 131,072 words  
by 8 bits. Using a 0.6um advanced CMOS technology  
and it provides high speed operation with minimum  
cycle time of 85/100ns. The device is placed in a low  
power standby mode with /CS1 high or CS2 low and  
the output enable (/OE) allows fast memory access.  
Thus it is suitable for high speed and low power  
applications, especially where battery back-up is  
required.  
NC  
A16  
A14  
1
32 VCC  
2
3
4
5
6
31  
A15  
30 CS2  
29 /WE  
A12  
A7  
28  
A13  
A6  
27 A8  
26 A9  
25 A11  
A5  
A4  
A3  
A2  
A1  
A0  
7
8
Features  
9
24  
/OE  
* Fast Speed : 85/100ns  
10  
11  
23  
A10  
* Low Power Standby and Low Power Operation  
Standby : 66uW Max. at TA = - 40 ~ 85C(LLE/LLI)  
99uW Max. at TA = - 40 ~ 85C(LE/LI)  
49.5uW Max. at TA = 0 ~ 70C(LL)  
165uW Max. at TA = 0 ~ 70C(L)  
Operation : 132mW (Max)  
22  
/CS1  
12  
21  
I/O7  
I/O0 13  
I/O1 14  
20 I/O6  
19 I/O5  
15  
18  
I/O2  
I/O4  
* Completely Static RAM : No Clock or Timing  
Strobe Required  
16  
17  
VSS  
I/O3  
* Equal Access and Cycle Time  
* TTL compatible inputs and outputs  
* Capability of Battery Back-up Operation  
* Single + 3.0V+/-0.3V Operation  
* Standard 32DIP, SOP and TSOP-I,STSOP-I  
* Temperature Range  
(Top View)  
Block Diagram  
A0  
A1  
A2  
Commercial(0¡ 70C) : GM76U8128C  
Extended (-25 ~ 85C) : GM76U8128C-E  
Industrial (-40 ~ 85C) : GM76U8128C-I  
MEMORY CELL ARRAY  
1024 x 128 x 8  
10  
1024  
X
Decoder  
(128K x 8)  
Address  
Buffer  
Pin Description  
Pin  
A0-A16  
/WE  
Function  
Address Inputs  
A14  
A15  
A16  
128 x 8  
7
128  
Y
Column Select  
Decorder  
Write Enable Input  
Chip Select Input  
Output Enable Input  
Data Inputs/Outputs  
Power Supply (2.7V ~3.3V)  
Ground  
/CS1, CS2  
/OE  
/CS1, CS2  
8
/CS1  
CS2  
Chip  
Control  
I/O0-I/O7  
VCC  
/OE, /WE  
/OE  
I/O Buffer  
Chip  
Control  
/WE  
VSS  
NC  
No Connection  
109