5秒后页面跳转
GM71VS18163CLT-7 PDF预览

GM71VS18163CLT-7

更新时间: 2022-01-18 22:10:00
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
11页 115K
描述
x16 EDO Page Mode DRAM

GM71VS18163CLT-7 数据手册

 浏览型号GM71VS18163CLT-7的Datasheet PDF文件第1页浏览型号GM71VS18163CLT-7的Datasheet PDF文件第2页浏览型号GM71VS18163CLT-7的Datasheet PDF文件第3页浏览型号GM71VS18163CLT-7的Datasheet PDF文件第5页浏览型号GM71VS18163CLT-7的Datasheet PDF文件第6页浏览型号GM71VS18163CLT-7的Datasheet PDF文件第7页 
GM71V18163C  
GM71VS18163CL  
DC Electrical Characteristics (VCC = 3.3V+/-0.3V, Vss = 0V, TA = 0 ~ 70C)  
Symbol  
Parameter  
Min Max Unit Note  
V
OH  
Output Level  
Output "H" Level Voltage (IOUT = -2mA)  
2.4  
V
CC  
V
V
Output Level  
Output "L" Level Voltage (IOUT = 2mA)  
V
OL  
0
-
0.4  
Operating Current  
Average Power Supply Operating Current  
(RAS, UCAS or LCAS Cycling: tRC = tRC min)  
50ns  
190  
I
CC1  
-
-
170  
150  
60ns  
70ns  
mA  
mA  
mA  
1, 2  
I
I
CC2  
CC3  
Standby Current (TTL)  
Power Supply Standby Current  
(RAS, UCAS, LCAS = VIH, DOUT = High-Z)  
-
2
50ns  
60ns  
70ns  
50ns  
-
-
-
190  
170  
RAS Only Refresh Current  
Average Power Supply Current  
RAS Only Refresh Mode  
(tRC = tRC min)  
2
150  
185  
165  
I
CC4  
EDO Page Mode Current  
Average Power Supply Current  
EDO Page Mode  
-
-
-
-
-
mA  
1, 3  
60ns  
70ns  
(tHPC = tHPC min)  
145  
1
Standby Current (CMOS)  
Power Supply Standby Current  
(RAS, UCAS or LCAS >= VCC - 0.2V, DOUT = High-Z)  
I
I
CC5  
CC6  
mA  
uA  
5
150  
CAS-before-RAS Refresh Current  
(tRC = tRC min)  
50ns  
60ns  
70ns  
-
190  
170  
150  
mA  
-
-
I
CC7  
Battery Back Up Operating Current(Standby with CBR Ref.)  
(CBR refresh, tRC=125us, tRAS<=0.3us,  
-
-
400  
5
uA  
4,5  
D
OUT=High-Z, CMOS interface)  
Standby Current RAS = VIH  
I
I
CC8  
CC9  
mA  
1
5
UCAS, LCAS = VIL  
OUT = Enable  
D
Self-Refresh Mode Current  
(RAS, UCAS or LCAS<=0.2V, DOUT=High-Z)  
-
250  
10  
uA  
uA  
uA  
I
L(I)  
Input Leakage Current  
Any Input (0V<=VIN<= 4.6V)  
-10  
-10  
Output Leakage Current  
(DOUT is Disabled, 0V<=VOUT<= 4.6V)  
I
L(O)  
10  
Note: 1. ICC depends on output load condition when the device is selected.  
CC(max) is specified at the output open condition.  
2. Address can be changed once or less while RAS = VIL  
3. Address can be changed once or less while LCAS and UCAS = VIH  
I
.
.
4. UCAS = L (<=0.2) and LCAS = L (<=0.2) while RAS = L (<=0.2).  
5. L-version.  
Rev 0.1 / Apr’01  

与GM71VS18163CLT-7相关器件

型号 品牌 描述 获取价格 数据表
GM71VS64403ALJ-5 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS64403ALJ-6 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS64403ALT-5 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS64403ALT-6 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS64403CLJ-5 ETC x4 EDO Page Mode DRAM

获取价格

GM71VS64403CLJ-6 ETC x4 EDO Page Mode DRAM

获取价格