5秒后页面跳转
GD16592-48BA PDF预览

GD16592-48BA

更新时间: 2024-11-11 15:33:03
品牌 Logo 应用领域
英特尔 - INTEL /
页数 文件大小 规格书
16页 192K
描述
Telecom IC, Bipolar, PQFP48,

GD16592-48BA 技术参数

是否Rohs认证: 不符合生命周期:Active
包装说明:QFP, QFP48,.35SQ,20Reach Compliance Code:compliant
风险等级:5.22JESD-30 代码:S-PQFP-G48
JESD-609代码:e0端子数量:48
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP48,.35SQ,20封装形状:SQUARE
封装形式:FLATPACK电源:3.3 V
认证状态:Not Qualified子类别:Other Telecom ICs
最大压摆率:160 mA标称供电电压:3.3 V
表面贴装:YES技术:BIPOLAR
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
Base Number Matches:1

GD16592-48BA 数据手册

 浏览型号GD16592-48BA的Datasheet PDF文件第2页浏览型号GD16592-48BA的Datasheet PDF文件第3页浏览型号GD16592-48BA的Datasheet PDF文件第4页浏览型号GD16592-48BA的Datasheet PDF文件第5页浏览型号GD16592-48BA的Datasheet PDF文件第6页浏览型号GD16592-48BA的Datasheet PDF文件第7页 
STM-4/STM-1/E4  
3.3 V Multifunction  
Transmitter and  
Receiver  
GD16591/GD16592  
Preliminary  
General Description  
Features  
The GD16591 and GD16592 is a front-  
end transmitter/receiver chip set de-  
signed for multiple line interfaces:  
The GD16592 comprises a Limiting Input  
Amplifier (LIA), Clock & Data Recovery,  
and a configurable DeMUX circuit. The  
LIA offers a differential input sensitivity of  
10 mV peak to peak for the high-speed  
serial input. A Lock Detect output moni-  
tors the PLL locked onto the received se-  
rial data.  
General  
l
Low jitter on-chip VCO and PLL.  
Jitter performance exceeds the rec-  
u
l
STM-4 / OC-12  
STM-1 / OC-3  
PDH E4  
u
ommendations of ITU-T and Bellcore.  
The chip set offers seven line and  
system speed mode:  
u
l
This chip set is designed to interconnect  
the high speed line interface to standard  
CMOS ASICs providing low speed data  
interface.  
622 Mbit/s 78 Mbit/s, 8 bit  
311 Mbit/s 78 Mbit/s, 4 bit  
155 Mbit/s 78 Mbit/s, 2 bit  
155 Mbit/s 19 Mbit/s, 8 bit  
280 Mbit/s 70 Mbit/s, 4 bit  
140 Mbit/s 70 Mbit/s, 2 bit  
140 Mbit/s 17 Mbit/s, 8 bit  
The low-speed interface I/O´s are  
LVTTL- level, and the high-speed I/O´s  
are differential LVPECL levels (The LIA  
input is usable as LVPECL input).  
The GD16591/592 devices are designed  
for use in both electrical and optical line  
interface modules. The devices support  
line speeds of:  
l
System (local) Loop-back and Line (re-  
mote) Loop-back functions offer simpli-  
fied manufacturing and field testing.  
Four phase selectable clock to data  
timing at parallel interface.  
u
l
140/155 Mbit/s NRZ mode for E4/  
Selectable reference clock input fre-  
quencies:  
OC-3/STM-1 for an optical line inter-  
face.  
280/311 Mbit/s for E4/OC-3/STM-1 in  
Low power consumption is achieved by  
the 3.3 V single power supply and by  
omitting all circuitry, which can easily be  
implemented in the low speed system  
ASIC, thus reducing the overall power  
consumption.  
17.408/19.44MHz, 34.816/  
38.88MHz, and 69.632/77.76MHz.  
Loop Back for System & Line test  
u
l
CMI mode for electrical line interface,  
where en-/decoding is made at the  
system site.  
modes.  
48 pin EDQUAD TQFP packages.  
Single supply: 3.1 ... 3.6 V.  
l
u
l
622 Mbit/s NRZ mode line speed for  
OC-12/STM-4 operation.  
The devices are housed in 48 pin  
EDQUAD TQFP plastic packages.  
The on-chip VCO and PLL blocks for  
clock generation eliminate the need for  
an external high-speed clock signal.  
GD16591 (Transmitter)  
l
8:1 / 4:1 / 2:1 MUX.  
Differential transmitted clock output.  
l
l
LVPECL data outputs.  
Optional forward/counter clocking  
GD16591  
MUX/  
Retiming PLL  
l
scheme.  
Power dissipation, typ.: 350 mW  
CMOS System ASIC  
l
Data  
70/78 Mbit/s  
17/19 Mbit/s  
Line Interface  
2 / 4 / 8 bit  
Clock  
140/155 Mbit/s (optical)  
280/311 Mbit/s (electrical)  
622 Mbit/s (STM-4 opt.)  
GD16592 (Receiver)  
l
1:8 / 1:4 / 1:2 DeMUX.  
Clock and Data Recovery:  
l
Bang-Bang phase detector between  
VCO clock and data.  
LIA: serial differential input voltage  
System / Line Loop Back  
l
range 10 ... 1400 mVPP.  
Power dissipation, typ.: 450 mW  
l
Data  
70/78 Mbit/s  
17/19 Mbit/s  
Line Interface  
2 / 4 / 8 bit  
Clock  
140/155 Mbit/s (optical)  
280/311 Mbit/s (electrical)  
622 Mbit/s (STM-4 opt.)  
Applications  
l
Tele Communication systems:  
SDH/SONET  
PDH  
ATM over SDH/SONET  
GD16592  
DeMUX/  
CDR with PLL  

与GD16592-48BA相关器件

型号 品牌 获取价格 描述 数据表
GD16592A-48BA ETC

获取价格

Telecommunication IC
GD16K-DIE ETC

获取价格

ASIC
GD16K-TAB-DIE ETC

获取价格

ASIC
GD-1873P AZDISPLAYS

获取价格

AZ DISPLAYS, INC.
GD-1874P AZDISPLAYS

获取价格

AZ DISPLAYS, INC.
GD-1930P AZDISPLAYS

获取价格

AZ DISPLAYS, INC.
GD19531-16BA INTEL

获取价格

Telecom Circuit, 1-Func, PDSO16, PLASTIC, TSSOP-16
GD19531D INTEL

获取价格

SPECIALTY TELECOM CIRCUIT, UUC25, 1.31 X 1 MM, DIE-25
GD19531-D INTEL

获取价格

Telecom Circuit, 1-Func, 1.31 X 1 MM, DIE-25
GD19532-16BA INTEL

获取价格

Telecom Circuit, 1-Func, Bipolar, PDSO16, PLASTIC, TSSOP-16