5秒后页面跳转
FM25W256-GTR PDF预览

FM25W256-GTR

更新时间: 2024-01-08 12:48:34
品牌 Logo 应用领域
铁电 - RAMTRON 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
13页 293K
描述
256Kb Wide Voltage SPI F-RAM

FM25W256-GTR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP, SOP8,.25Reach Compliance Code:unknown
风险等级:5.88Is Samacsys:N
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
内存密度:262144 bit内存集成电路类型:NON-VOLATILE SRAM
内存宽度:8端子数量:8
字数:32768 words字数代码:32000
最高工作温度:85 °C最低工作温度:-40 °C
组织:32KX8封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:3/5 V认证状态:Not Qualified
最大待机电流:0.00015 A子类别:SRAMs
最大压摆率:0.007 mA表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

FM25W256-GTR 数据手册

 浏览型号FM25W256-GTR的Datasheet PDF文件第3页浏览型号FM25W256-GTR的Datasheet PDF文件第4页浏览型号FM25W256-GTR的Datasheet PDF文件第5页浏览型号FM25W256-GTR的Datasheet PDF文件第7页浏览型号FM25W256-GTR的Datasheet PDF文件第8页浏览型号FM25W256-GTR的Datasheet PDF文件第9页 
FM25W256 - 256Kb SPI F-RAM  
CS  
0
1
2
3
4
5
1
6
0
7
SCK  
0
0
0
0
0
0
SI  
Hi-Z  
SO  
Figure 6. WRDI Bus Configuration  
RDSR – Read Status Register  
WRSR – Write Status Register  
The RDSR command allows the bus master to verify  
the contents of the Status Register. Reading Status  
provides information about the current state of the  
write protection features. Following the RDSR op-  
code, the FM25W256 will return one byte with the  
contents of the Status Register. The Status Register is  
described in detail in a later section.  
The WRSR command allows the user to select  
certain write protection features by writing a byte to  
the Status Register. Prior to issuing a WRSR  
command, the /WP pin must be high or inactive.  
Prior to sending the WRSR command, the user must  
send a WREN command to enable writes. Note that  
executing a WRSR command is a write operation  
and therefore clears the Write Enable Latch.  
Figure 7. RDSR Bus Configuration  
Figure 8. WRSR Bus Configuration  
Table 2. Status Register  
Status Register & Write Protection  
7
6
0
5
0
4
0
3
BP1  
2
BP0  
1
0
0
Bit  
The write protection features of the FM25W256 are  
multi-tiered. Taking the /WP pin to a logic low state  
is the hardware write protect function. All write  
operations are blocked when /WP is low. To write the  
memory with /WP high, a WREN op-code must first  
be issued. Assuming that writes are enabled using  
WREN and by /WP, writes to memory are controlled  
by the Status Register. As described above, writes to  
the status register are performed using the WRSR  
command and subject to the /WP pin. The Status  
Register is organized as follows.  
WPEN  
WEL  
Name  
Bits 0 and 4-6 are fixed at 0 and cannot be modified.  
Note that bit 0 (Ready in EEPROMs) is unnecessary  
as the F-RAM writes in real-time and is never busy.  
The BP1 and BP0 control software write protection  
features. They are nonvolatile (shaded yellow). The  
WEL flag indicates the state of the Write Enable  
Latch. Attempting to directly write the WEL bit in  
the status register has no effect on its state. This bit  
is internally set by the WREN command and cleared  
Rev. 1.3  
Feb. 2011  
Page 6 of 13  

与FM25W256-GTR相关器件

型号 品牌 描述 获取价格 数据表
FM25W256-S ETC 256Kb FRAM Wide Voltage Serial Memory

获取价格

FM25W32 FM SPI NOR Flash

获取价格

FM25W3P1-K120 MOLEX D Subminiature Connector, 25 Contact(s), Male, Solder Terminal,

获取价格

FM25W3P2-K120 MOLEX D Subminiature Connector, 25 Contact(s), Male, Solder Terminal,

获取价格

FM25W3P4-K120 MOLEX D Subminiature Connector, 25 Contact(s), Male, Wire Wrap Terminal,

获取价格

FM25W3P5-K120 MOLEX D Subminiature Connector, 25 Contact(s), Male, Solder Terminal,

获取价格