FM25V10
is organized as follows. (The default value shipped from the
factory for bit 0, WEL, BP0, BP1, bits 4–5, WPEN is ‘0’, and for
bit 6 is ‘1’).
Status Register and Write Protection
The write protection features of the FM25V10 are multi-tiered
and are enabled through the status register. The Status Register
Table 2. Status Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
WPEN (0)
X (1)
X (0)
X (0)
BP1 (0)
BP0 (0)
WEL (0)
X (0)
Table 3. Status Register Bit Definition
Bit Definition
Don’t care
Description
Bit 0
This bit is non-writable and always returns ‘0’ upon read.
Bit 1 (WEL)
Write Enable
WEL indicates if the device is write enabled. This bit defaults to ‘0’ (disabled) on power-up.
WEL = '1' --> Write enabled
WEL = '0' --> Write disabled
Bit 2 (BP0)
Bit 3 (BP1)
Bit 4-5
Block Protect bit ‘0’
Block Protect bit ‘1’
Don’t care
Used for block protection. For details, see Table 4 on page 7.
Used for block protection. For details, see Table 4 on page 7.
These bits are non-writable and always return ‘0’ upon read.
This bit is non-writable and always return ‘1’ upon read.
Bit 6
Don’t care
Bit 7 (WPEN)
Write Protect Enable bit Used to enable the function of Write Protect Pin (WP). For details, see Table 5 on page 7.
Bits 0 and 4-5 are fixed at ‘0’ and bit 6 is fixed at ‘1’; none of these
bits can be modified. Note that bit 0 (“Ready or Write in progress”
bit in serial flash and EEPROM) is unnecessary, as the F-RAM
writes in real-time and is never busy, so it reads out as a ‘0’. An
exception to this is when the device is waking up from sleep
mode, which is described in Sleep Mode on page 11. The BP1
and BP0 control the software write-protection features and are
nonvolatile bits. The WEL flag indicates the state of the Write
Enable Latch. Attempting to directly write the WEL bit in the
Status Register has no effect on its state. This bit is internally set
and cleared via the WREN and WRDI commands, respectively.
The BP1 and BP0 bits and the Write Enable Latch are the only
mechanisms that protect the memory from writes. The remaining
write protection features protect inadvertent changes to the block
protect bits.
The write protect enable bit (WPEN) in the Status Register
controls the effect of the hardware write protect (WP) pin. When
the WPEN bit is set to '0', the status of the WP pin is ignored.
When the WPEN bit is set to '1', a LOW on the WP pin inhibits a
write to the Status Register. Thus the Status Register is
write-protected only when WPEN = '1' and WP = '0'.
Table 5 summarizes the write protection conditions.
BP1 and BP0 are memory block write protection bits. They
specify portions of memory that are write-protected as shown in
Table 4.
Table 5. Write Protection
Protected Unprotected
Status
Register
WEL WPEN WP
Blocks
Blocks
Table 4. Block Memory Write Protection
0
1
1
1
X
0
1
1
X
X
0
1
Protected
Protected
Protected
BP1
BP0
Protected Address Range
None
Protected Unprotected Unprotected
Protected Unprotected Protected
Protected Unprotected Unprotected
0
0
1
1
0
1
0
1
18000h to 1FFFFh (upper 1/4)
10000h to 1FFFFh (upper 1/2)
00000h to 1FFFFh (all)
Document Number: 001-84499 Rev. *H
Page 7 of 25
5秒后页面跳转
NTC热敏电阻与PTC热敏电阻的应用原理及应用范围
GTO与普通晶闸管相比为什么可以自关断？为什么普通晶闸管不能呢？从GTO原理、应用范围带你了解原因及推荐型号
LF353数据手册解读：特性、应用、封装、引脚说明、电气参数及替换型号推荐
A4950资料手册解读：特性、应用、封装、引脚功能、电气参数及代换型号
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
