5秒后页面跳转
F0448 PDF预览

F0448

更新时间: 2022-06-24 15:40:17
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
35页 3665K
描述
Dual Matched Broadband RF DVGA 3.4GHz to 3.8GHz

F0448 数据手册

 浏览型号F0448的Datasheet PDF文件第5页浏览型号F0448的Datasheet PDF文件第6页浏览型号F0448的Datasheet PDF文件第7页浏览型号F0448的Datasheet PDF文件第9页浏览型号F0448的Datasheet PDF文件第10页浏览型号F0448的Datasheet PDF文件第11页 
Electrical Characteristics  
See F0448 Typical Application Circuit. VCC = +5V, TC = +25°C, fRF = 3.6GHz specifications apply when operated as a dual-channel RF DVGA,  
maximum gain setting, POUT = 0dBm, ZRFI = ZRFO = 50, Evaluation Board (EVKit) traces and connectors are de-embedded, unless otherwise  
stated.  
Table 4.  
Electrical Characteristics  
Parameter  
Symbol  
VIH  
Condition  
Applies for all logic levels.  
Applies for all logic levels.  
Minimum  
Typical  
Maximum  
Units  
Logic Input High  
Logic Input Low  
1.07 [a]  
V
V
VIL  
0.63  
5
Logic Current  
(CLK, DATA, CSb_A, CSb_B,  
VCTRL0_A, VCTRL1_A, VCTRL2_A,  
VCTRL0_B, VCTRL1_B, VCTRL2_B)  
IIH, IIL  
-5  
μA  
μA  
5V logic  
-5  
-5  
-5  
127  
87  
Logic Current for Standby  
(STBY_A, STBY_B) [b]  
I
IH-SB, IIL-SB 3.3V logic  
1.8V logic  
47  
ICC_2  
ICC_1  
Both channels on  
220  
110  
7
270  
142  
14  
Supply Current  
Startup Time  
One channel on  
Standby Mode  
mA  
ns  
ICC_STBY  
50% of STBY going LOW to Gain  
within ± 1dB with no attenuation.  
tSTART  
74  
DSA0 Adjustment Range  
DSA1 Adjustment Range  
DSA2 Adjustment Range  
Maximum Attenuation Glitch  
AADJ0  
AADJ1  
6dB step size  
1dB step size  
6dB step size  
6
23  
18  
2
dB  
dB  
dB  
dB  
AADJ2  
ATTNG  
50% CTRL to within 0.1dB final value,  
0dB state to 6dB state  
tDSA0_1  
24  
35  
35  
DSA0 Gain Settling Time  
DSA1 Gain Settling Time  
DSA2 Gain Settling Time  
ns  
ns  
ns  
50% CTRL to within 0.1dB final value,  
6dB state to 0dB state  
tDSA0_2  
tDSA1  
18  
300  
16  
50% of CSb to within 0.1dB final value  
50% CTRL to within 0.1dB final value,  
0dB state to 18dB state  
tDSA2_1  
35  
35  
35  
35  
50% CTRL to within 0.1dB final value,  
18dB state to 0dB state  
tDSA2_2  
15  
24  
18  
50% CTRL to within 1 degree of final  
value, 0dB state to 6dB state  
tDSA0_1_PH  
tDSA0_2_PH  
DSA0 Phase Settling Time  
ns  
50% CTRL to within 1 degree of final  
value, 6dB state to 0dB state  
8
October 24, 2018  
 
 

与F0448相关器件

型号 品牌 获取价格 描述 数据表
F0448EVB RENESAS

获取价格

Dual Matched Broadband RF DVGA 3.4GHz to 3.8GHz
F0448EVS RENESAS

获取价格

Dual Matched Broadband RF DVGA 3.4GHz to 3.8GHz
F0448NBGK RENESAS

获取价格

Dual Matched Broadband RF DVGA 3.4GHz to 3.8GHz
F0448NBGK8 RENESAS

获取价格

Dual Matched Broadband RF DVGA 3.4GHz to 3.8GHz
F044-ND LITTELFUSE

获取价格

Fuse Blocks and Clips - For 3AG Fuses
F045 LITTELFUSE

获取价格

Fuse Blocks and Clips - For 3AG Fuses
F0452B RENESAS

获取价格

Dual Path RF Switch with LNA and DVGA 2.3GHz to 2.7GHz
F0452BEVB RENESAS

获取价格

Dual Path RF Switch with LNA and DVGA 2.3GHz to 2.7GHz
F0452BLEGK RENESAS

获取价格

Dual Path RF Switch with LNA and DVGA 2.3GHz to 2.7GHz
F0452BLEGK8 RENESAS

获取价格

Dual Path RF Switch with LNA and DVGA 2.3GHz to 2.7GHz