5秒后页面跳转
EX64-PCS128PP PDF预览

EX64-PCS128PP

更新时间: 2024-02-07 10:40:03
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
36页 299K
描述
eX Family FPGAs

EX64-PCS128PP 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:0.80 MM PITCH, PLASTIC, CSP-128Reach Compliance Code:compliant
风险等级:5.88Is Samacsys:N
其他特性:ALSO REQUIRES 2.5V OR 3.3V OR 5V SUPPLY最大时钟频率:357 MHz
CLB-Max的组合延迟:0.7 nsJESD-30 代码:S-PBGA-B128
JESD-609代码:e0长度:11 mm
湿度敏感等级:2可配置逻辑块数量:128
等效关口数量:3000输入次数:81
逻辑单元数量:192输出次数:81
端子数量:128最高工作温度:85 °C
最低工作温度:-40 °C组织:128 CLBS, 3000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA128,12X12,32封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):225
电源:2.5,2.5/5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:1.5 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.7 V
最小供电电压:2.3 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:11 mmBase Number Matches:1

EX64-PCS128PP 数据手册

 浏览型号EX64-PCS128PP的Datasheet PDF文件第2页浏览型号EX64-PCS128PP的Datasheet PDF文件第3页浏览型号EX64-PCS128PP的Datasheet PDF文件第4页浏览型号EX64-PCS128PP的Datasheet PDF文件第5页浏览型号EX64-PCS128PP的Datasheet PDF文件第6页浏览型号EX64-PCS128PP的Datasheet PDF文件第7页 
v3.0  
eX Family FPGAs  
Leading Edge Performance  
• 240 MHz System Performance  
• Individual Output Slew Rate Control  
• 2.5V, 3.3V, and 5.0V Mixed Voltage Operation with 5.0V  
Input Tolerance and 5.0V Drive Strength  
• Software Design Support with Actel Designer Series and  
Libero Tools  
• 3.9ns Clock-to-Out (Pad-to-Pad)  
• 350 MHz Internal Performance  
Specifications  
• Up to 100% Resource Utilization with 100% Pin Locking  
• Deterministic Timing  
• 3,000 to 12,000 Available System Gates  
• As Many as 512 Maximum Flip-Flops (Using CC Macros)  
• 0.22µ CMOS Process Technology  
• Unique In-System Diagnostic and Verification Capability  
with Silicon Explorer II  
• Up to 132 User-Programmable I/O Pins  
• Boundary Scan Testing in Compliance with IEEE Standard  
1149.1 (JTAG)  
Features  
• Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
• High-Performance, Low-Power Antifuse FPGA  
• LP/Sleep Mode for Additional Power Savings  
• Advanced Small-footprint Packages  
• Hot-Swap Compliant I/Os  
General Description  
The eX family of FPGAs is a low-cost solution for low-power,  
high-performance designs. The inherent low power  
attributes of the antifuse technology, coupled with an  
additional low static power mode, make these devices ideal  
for power-sensitive applications. Fabricated with an  
advanced 0.22µ CMOS antifuse technology, these devices  
achieve high performance with no power penalty.  
• Single-Chip Solution  
• Nonvolatile  
• Live on power up  
• Power-Up/Down Friendly (No Sequencing Required for  
Supply Voltages)  
• Configurable Weak-Resistor Pull-Up or Pull-Down for  
Tristated Outputs during Power Up  
eX Product Profile  
Device  
eX64  
eX128  
eX256  
Capacity  
System Gates  
Typical Gates  
3,000  
2,000  
6,000  
4,000  
12,000  
8,000  
Register Cells (Dedicated Flip-Flops)  
Combinatorial Cells  
64  
128  
84  
128  
256  
256  
512  
Maximum User I/Os  
100  
132  
Speed Grades  
F, Std, –P  
C, I  
F, Std, –P  
C, I  
F, Std, –P  
C, I  
Temperature Grades  
Package (by pin count)  
TQFP  
CSP  
64, 100  
49, 128  
64, 100  
49, 128  
100  
128, 180  
December 2001  
1
© 2001 Actel Corporation  

与EX64-PCS128PP相关器件

型号 品牌 获取价格 描述 数据表
EX64-PCS180 ETC

获取价格

eX Family FPGAs
EX64-PCS180I ETC

获取价格

eX Family FPGAs
EX64-PCS180PP ETC

获取价格

eX Family FPGAs
EX64-PCS49 ETC

获取价格

eX Family FPGAs
EX64-PCS49A ACTEL

获取价格

Field Programmable Gate Array, 3000 Gates, CMOS, PBGA49, 0.8 MM PITCH, CSP-49
EX64-PCS49I ETC

获取价格

eX Family FPGAs
EX64-PCS49PP ETC

获取价格

eX Family FPGAs
EX64-PCS64 ETC

获取价格

eX Family FPGAs
EX64-PCS64I ETC

获取价格

eX Family FPGAs
EX64-PCS64PP ETC

获取价格

eX Family FPGAs