5秒后页面跳转
EVAL-ADN2812EBZ PDF预览

EVAL-ADN2812EBZ

更新时间: 2024-10-02 12:53:43
品牌 Logo 应用领域
亚德诺 - ADI 时钟
页数 文件大小 规格书
28页 409K
描述
Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery

EVAL-ADN2812EBZ 数据手册

 浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第2页浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第3页浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第4页浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第5页浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第6页浏览型号EVAL-ADN2812EBZ的Datasheet PDF文件第7页 
Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and  
Data Recovery IC with Integrated Limiting Amp  
Data Sheet  
ADN2812  
FEATURES  
GENERAL DESCRIPTION  
Serial data input: 12.3 Mb/s to 2.7 Gb/s  
Exceeds SONET requirements for jitter transfer/  
generation/tolerance  
Quantizer sensitivity: 6 mV typical  
Adjustable slice level: 100 mV  
Patented clock recovery architecture  
Loss of signal (LOS) detect range: 3 mV to 15 mV  
Independent slice level adjust and LOS detector  
No reference clock required  
The ADN2812 provides the receiver functions of quantization,  
signal level detect, and clock and data recovery for continuous  
data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2812 auto-  
matically locks to all data rates without the need for an external  
reference clock or programming. All SONET jitter requirements  
are met, including jitter transfer, jitter generation, and jitter  
tolerance. All specifications are quoted for −40°C to +85°C  
ambient temperature, unless otherwise noted.  
This device, together with a PIN diode and a TIA preamplifier,  
can implement a highly integrated, low cost, low power fiber  
optic receiver.  
Loss of lock indicator  
I2C interface to access optional features  
Single-supply operation: 3.3 V  
The receiver front end, loss of signal (LOS) detector circuit  
indicates when the input signal level has fallen below a user-  
adjustable threshold. The LOS detect circuit has hysteresis to  
prevent chatter at the output.  
Low power: 750 mW typical  
5 mm × 5 mm 32-lead LFCSP  
APPLICATIONS  
SONET OC-1/OC-3/OC-12/OC-48 and all associated FEC rates  
Fibre Channel, 2× Fibre Channel, GbE, HDTV  
WDM transponders  
The ADN2812 is available in a compact 5 mm × 5 mm 32-lead  
lead frame chip scale package (LFCSP).  
Regenerators/repeaters  
Test equipment  
Broadband cross-connects and routers  
FUNCTIONAL BLOCK DIAGRAM  
REFCLKP/N  
(OPTIONAL)  
LOL  
CF1  
CF2 VCC  
VEE  
2
LOOP  
FILTER  
FREQUENCY  
DETECT  
SLICEP/N  
PIN  
PHASE  
SHIFTER  
PHASE  
DETECT  
LOOP  
FILTER  
QUANTIZER  
VCO  
NIN  
VREF  
LOS  
DETECT  
DATA  
RE-TIMING  
2
2
THRADJ  
LOS  
DATAOUTP/N  
CLKOUTP/N  
Figure 1.  
Rev. E  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibilityis assumed by Analog Devices for its use, nor for any infringements of patents or other  
rightsof third parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks andregisteredtrademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 www.analog.com  
Fax: 781.461.3113 ©2004–2012 Analog Devices, Inc. All rights reserved.  
 
 
 
 

与EVAL-ADN2812EBZ相关器件

型号 品牌 获取价格 描述 数据表
EVAL-ADN2816EBZ ADI

获取价格

Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
EVAL-ADN2817EBZ ADI

获取价格

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs
EVAL-ADN2818EBZ ADI

获取价格

Continuous Rate 10 Mbps to 2.7 Gbps Clock and Data Recovery ICs
EVAL-ADN2819-CML ADI

获取价格

Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
EVAL-ADN2843 ADI

获取价格

10.709 Gbps Laser Diode Driver Chipset
EVAL-ADN2850SDZ ADI

获取价格

Nonvolatile Memory, Dual 1024-Position Digital Resistor
EVAL-ADN2891EB ADI

获取价格

3.3 V, 3.2 Gbps, Limiting Amplifier
EVAL-ADN2892EBZ ADI

获取价格

3.3 V, 4.25 Gbps, Limiting Amplifier
EVAL-ADN4650EB1Z ADI

获取价格

EVAL BOARD FOR ADN4650
EVAL-ADN4650EBZ ADI

获取价格

EVAL BOARD FOR ADN4650