5秒后页面跳转
EPM7128ALC84-6N PDF预览

EPM7128ALC84-6N

更新时间: 2024-11-02 15:31:55
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
60页 876K
描述
EE PLD, 6ns, CMOS, PQCC84, PLASTIC, LCC-84

EPM7128ALC84-6N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:LCC包装说明:QCCJ,
针数:84Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.54
其他特性:128 MACROCELLS; 8 LABS; CONFIGURABLE I/O OPERATION WITH 2.5 OR 3.3最大时钟频率:144.9 MHz
JESD-30 代码:S-PQCC-J84JESD-609代码:e3
长度:29.3116 mm专用输入次数:
I/O 线路数量:68端子数量:84
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 68 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):245可编程逻辑类型:EE PLD
传播延迟:6 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:29.3116 mmBase Number Matches:1

EPM7128ALC84-6N 数据手册

 浏览型号EPM7128ALC84-6N的Datasheet PDF文件第2页浏览型号EPM7128ALC84-6N的Datasheet PDF文件第3页浏览型号EPM7128ALC84-6N的Datasheet PDF文件第4页浏览型号EPM7128ALC84-6N的Datasheet PDF文件第5页浏览型号EPM7128ALC84-6N的Datasheet PDF文件第6页浏览型号EPM7128ALC84-6N的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device  
Includes  
MAX 7000AE  
®
September 2002, ver. 4.2  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
MAX 7000AE device in-system programmability (ISP) circuitry  
compliant with IEEE Std. 1532  
EPM7128A and EPM7256A device ISP circuitry compatible with  
IEEE Std. 1532  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000A Device Features  
Feature  
EPM7032AE  
EPM7064AE  
EPM7128AE  
EPM7256AE  
EPM7512AE  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
PD (ns)  
tSU (ns)  
FSU (ns)  
4.5  
2.9  
4.5  
2.8  
5.0  
3.3  
5.5  
3.9  
7.5  
5.6  
t
2.5  
2.5  
2.5  
2.5  
3.0  
tCO1 (ns)  
3.0  
3.1  
3.4  
3.5  
4.7  
fCNT (MHz)  
227.3  
222.2  
192.3  
172.4  
116.3  
Altera Corporation  
1
DS-M7000A-4.2  

与EPM7128ALC84-6N相关器件

型号 品牌 获取价格 描述 数据表
EPM7128ALC84-7 ROCHESTER

获取价格

EE PLD, 7.5 ns, PQCC84, PLASTIC, LCC-84
EPM7128ALC84-7 ALTERA

获取价格

EE PLD, 7.5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ALI84-5 ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128ATC100-10 ALTERA

获取价格

High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-gene
EPM7128ATC100-10 ROCHESTER

获取价格

EE PLD, 10 ns, PQFP100, TQFP-100
EPM7128ATC100-10F ROCHESTER

获取价格

EE PLD, 10 ns, PQFP100, TQFP-100
EPM7128ATC100-12 ALTERA

获取价格

EE PLD, 12ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128ATC100-12 ROCHESTER

获取价格

EE PLD, 12 ns, PQFP100, TQFP-100
EPM7128ATC100-12F ROCHESTER

获取价格

EE PLD, 12 ns, PQFP100, TQFP-100
EPM7128ATC100-5 ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100