5秒后页面跳转
EPM7128ATC144-7 PDF预览

EPM7128ATC144-7

更新时间: 2024-09-28 14:49:59
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
60页 876K
描述
EE PLD, 7.5ns, 128-Cell, CMOS, PQFP144, TQFP-144

EPM7128ATC144-7 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP144,.63SQ,20针数:144
Reach Compliance Code:compliantECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.05
其他特性:128 MACROCELLS; 8 LABS; CONFIGURABLE I/O OPERATION WITH 2.5 OR 3.3最大时钟频率:116.3 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G144
JESD-609代码:e0JTAG BST:YES
长度:20 mm湿度敏感等级:3
专用输入次数:I/O 线路数量:100
宏单元数:128端子数量:144
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 100 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.63SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):220
电源:2.5/3.3,3.3 V可编程逻辑类型:EE PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:20 mm
Base Number Matches:1

EPM7128ATC144-7 数据手册

 浏览型号EPM7128ATC144-7的Datasheet PDF文件第2页浏览型号EPM7128ATC144-7的Datasheet PDF文件第3页浏览型号EPM7128ATC144-7的Datasheet PDF文件第4页浏览型号EPM7128ATC144-7的Datasheet PDF文件第5页浏览型号EPM7128ATC144-7的Datasheet PDF文件第6页浏览型号EPM7128ATC144-7的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device  
Includes  
MAX 7000AE  
®
September 2002, ver. 4.2  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
MAX 7000AE device in-system programmability (ISP) circuitry  
compliant with IEEE Std. 1532  
EPM7128A and EPM7256A device ISP circuitry compatible with  
IEEE Std. 1532  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000A Device Features  
Feature  
EPM7032AE  
EPM7064AE  
EPM7128AE  
EPM7256AE  
EPM7512AE  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
PD (ns)  
tSU (ns)  
FSU (ns)  
4.5  
2.9  
4.5  
2.8  
5.0  
3.3  
5.5  
3.9  
7.5  
5.6  
t
2.5  
2.5  
2.5  
2.5  
3.0  
tCO1 (ns)  
3.0  
3.1  
3.4  
3.5  
4.7  
fCNT (MHz)  
227.3  
222.2  
192.3  
172.4  
116.3  
Altera Corporation  
1
DS-M7000A-4.2  

与EPM7128ATC144-7相关器件

型号 品牌 获取价格 描述 数据表
EPM7128ATI100-5 ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128ATI100-6 ALTERA

获取价格

EE PLD, 6ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128B ALTERA

获取价格

Programmable Logic Device
EPM7128BBC100-4 INTEL

获取价格

EE PLD, 4ns, 128-Cell, CMOS, PBGA100
EPM7128BBC169-10 INTEL

获取价格

Programmable Logic Device
EPM7128BBC169-4 INTEL

获取价格

Programmable Logic Device
EPM7128BBC169-7 INTEL

获取价格

Programmable Logic Device
EPM7128BBC49-10 INTEL

获取价格

Programmable Logic Device
EPM7128BBC49-4 ETC

获取价格

ASIC
EPM7128BBC49-7 INTEL

获取价格

Programmable Logic Device