5秒后页面跳转
EPM7064 PDF预览

EPM7064

更新时间: 2024-10-31 22:30:59
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件
页数 文件大小 规格书
62页 1087K
描述
Programmable Logic Device Family

EPM7064 数据手册

 浏览型号EPM7064的Datasheet PDF文件第2页浏览型号EPM7064的Datasheet PDF文件第3页浏览型号EPM7064的Datasheet PDF文件第4页浏览型号EPM7064的Datasheet PDF文件第5页浏览型号EPM7064的Datasheet PDF文件第6页浏览型号EPM7064的Datasheet PDF文件第7页 
MAX 7000  
Programmable Logic  
Device Family  
®
December 2002, ver. 6.5  
Data Sheet  
High-performance, EEPROM-based programmable logic devices  
(PLDs) based on second-generation MAX® architecture  
5.0-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in  
MAX 7000S devices  
Features...  
ISP circuitry compatible with IEEE Std. 1532  
Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S  
devices  
Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S  
devices with 128 or more macrocells  
Complete EPLD family with logic densities ranging from 600 to  
5,000 usable gates (see Tables 1 and 2)  
5-ns pin-to-pin logic delays with up to 175.4-MHz counter  
frequencies (including interconnect)  
PCI-compliant devices available  
For information on in-system programmable 3.3-V MAX 7000A or 2.5-V  
MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data  
Sheet.  
f
Table 1. MAX 7000 Device Features  
Feature  
EPM7032  
EPM7064  
EPM7096 EPM7128E EPM7160E EPM7192E EPM7256E  
Usable  
600  
1,250  
1,800  
2,500  
3,200  
3,750  
5,000  
gates  
Macrocells  
32  
2
64  
4
96  
6
128  
8
160  
10  
192  
12  
256  
16  
Logic array  
blocks  
Maximum  
36  
68  
76  
100  
104  
124  
164  
user I/O pins  
tPD (ns)  
tSU (ns)  
6
5
6
5
7.5  
6
7.5  
6
10  
12  
7
12  
7
7
3
t
FSU (ns)  
tCO1 (ns)  
CNT (MHz)  
2.5  
4
2.5  
4
3
3
3
3
4.5  
125.0  
4.5  
125.0  
5
6
6
f
151.5  
151.5  
100.0  
90.9  
90.9  
Altera Corporation  
1
DS-MAX7000-6.5  

与EPM7064相关器件

型号 品牌 获取价格 描述 数据表
EPM7064AE ALTERA

获取价格

Programmable Logic Device
EPM7064AEFC100-10 INTEL

获取价格

EE PLD, 10ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-10 ALTERA

获取价格

EE PLD, 10ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-4 ALTERA

获取价格

EE PLD, 4.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-4 INTEL

获取价格

EE PLD, 4.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-4N ALTERA

获取价格

EE PLD, 4.5ns, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-4N INTEL

获取价格

EE PLD, 4.5ns, CMOS, PBGA100, FINE LINE, BGA-100
EPM7064AEFC100-5 ALTERA

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PBGA100
EPM7064AEFC100-5 INTEL

获取价格

EE PLD, 5ns, 64-Cell, CMOS, PBGA100
EPM7064AEFC100-7 INTEL

获取价格

EE PLD, 7.5ns, 64-Cell, CMOS, PBGA100, FINE LINE, BGA-100