5秒后页面跳转
EPF10K130EBI600-2 PDF预览

EPF10K130EBI600-2

更新时间: 2024-01-15 21:24:03
品牌 Logo 应用领域
其他 - ETC 现场可编程门阵列
页数 文件大小 规格书
120页 1759K
描述
Field Programmable Gate Array (FPGA)

EPF10K130EBI600-2 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:600
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.63Is Samacsys:N
JESD-30 代码:S-PBGA-B600JESD-609代码:e1
长度:45 mmI/O 线路数量:424
端子数量:600最高工作温度:85 °C
最低工作温度:-40 °C组织:424 I/O
输出函数:MIXED封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:SQUARE
封装形式:GRID ARRAY可编程逻辑类型:LOADABLE PLD
传播延迟:12 ns认证状态:Not Qualified
座面最大高度:1.93 mm最大供电电压:2.7 V
最小供电电压:2.3 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:TIN SILVER COPPER
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM宽度:45 mm
Base Number Matches:1

EPF10K130EBI600-2 数据手册

 浏览型号EPF10K130EBI600-2的Datasheet PDF文件第2页浏览型号EPF10K130EBI600-2的Datasheet PDF文件第3页浏览型号EPF10K130EBI600-2的Datasheet PDF文件第4页浏览型号EPF10K130EBI600-2的Datasheet PDF文件第5页浏览型号EPF10K130EBI600-2的Datasheet PDF文件第6页浏览型号EPF10K130EBI600-2的Datasheet PDF文件第7页 
FLEX 10KE  
Embedded Programmable  
Logic Family  
®
September 2000, ver. 2.10  
Data Sheet  
 
Embedded programmable logic devices (PLDs), providing  
system-on-a-programmable-chip integration in a single device  
Features...  
Enhanced embedded array for implementing megafunctions  
such as efficient memory and specialized logic functions  
Dual-port capability with up to 16-bit width per embedded array  
block (EAB)  
Logic array for general logic functions  
 
 
High density  
30,000 to 200,000 typical gates (see Tables 1 and 2)  
Up to 98,304 RAM bits (4,096 bits per EAB), all of which can be  
used without reducing logic capacity  
System-level features  
MultiVoltTM I/O pins can drive or be driven by 2.5-V, 3.3-V, or  
5.0-V devices  
Low power consumption  
Bidirectional I/O performance (t and t ) up to 212 MHz  
Fully compliant with the PCI Special Interest Group (PCI SIG)  
PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at  
33 MHz or 66 MHz  
SU  
CO  
-1 speed grade devices are compliant with PCI Local Bus  
Specification, Revision 2.2, for 5.0-V operation  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming additional device logic  
For information on 5.0-V FLEX® 10K or 3.3-V FLEX 10KA devices, see the  
FLEX 10K Embedded Programmable Logic Family Data Sheet.  
f
Table 1. FLEX 10KE Device Features  
Feature  
EPF10K30E  
EPF10K50E  
EPF10K50S  
EPF10K100B  
Typical gates (1)  
Maximum system gates  
Logic elements (LEs)  
EABs  
30,000  
119,000  
1,728  
6
50,000  
199,000  
2,880  
10  
100,000  
158,000  
4,992  
12  
Total RAM bits  
24,576  
220  
40,960  
254  
24,576  
191  
Maximum user I/O pins  
Altera Corporation  
1
A-DS-F10KE-02.10  

与EPF10K130EBI600-2相关器件

型号 品牌 获取价格 描述 数据表
EPF10K130EFC484-1 ETC

获取价格

Field Programmable Gate Array (FPGA)
EPF10K130EFC484-1N ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-2 ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-2N ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-2X ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-3 ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-3N ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
EPF10K130EFC484-3X ALTERA

获取价格

暂无描述
EPF10K130EFC672-1 ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, FINE LINE, BGA-672
EPF10K130EFC672-1N ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, FINE LINE, BGA-672