5秒后页面跳转
捷配首页

Datasheet > EP4S100G2F40I2
EP4S100G2F40I2 PDF预览

EP4S100G2F40I2

更新时间： 2024-11-30 14:37:55
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE栅可编程逻辑
页数 文件大小 规格书
22页 496K
描述
Field Programmable Gate Array, 91200 CLBs, 800MHz, 228000-Cell, CMOS, PBGA1517, FBGA-1517

阅读下载

中文翻译

获取价格

EP4S100G2F40I2 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Transferred零件包装代码：BGA
包装说明：FBGA-1517针数：1517
Reach Compliance Code：not_compliantECCN代码：3A001.A.7.A
HTS代码：8542.39.00.01风险等级：5.29
最大时钟频率：800 MHzJESD-30 代码：S-PBGA-B
JESD-609代码：e0长度：40 mm
湿度敏感等级：3可配置逻辑块数量：91200
输入次数：654逻辑单元数量：228000
输出次数：654端子数量：1517
组织：91200 CLBS封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA1517,39X39,40
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：220电源：0.95,1.2/3,1.5,2.5 V
可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY认证状态：Not Qualified
座面最大高度：3.8 mm子类别：Field Programmable Gate Arrays
最大供电电压：0.98 V最小供电电压：0.92 V
标称供电电压：0.95 V表面贴装：YES
技术：CMOS端子面层：Tin/Lead (Sn63Pb37)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：40 mmBase Number Matches：1

EP4S100G2F40I2 数据手册

 浏览型号EP4S100G2F40I2的Datasheet PDF文件第2页浏览型号EP4S100G2F40I2的Datasheet PDF文件第3页浏览型号EP4S100G2F40I2的Datasheet PDF文件第4页浏览型号EP4S100G2F40I2的Datasheet PDF文件第5页浏览型号EP4S100G2F40I2的Datasheet PDF文件第6页浏览型号EP4S100G2F40I2的Datasheet PDF文件第7页 
1. Overview for the Stratix IV Device  
Family  
January 2016  
SIV51001-3.5  
SIV51001-3.5  
Altera® Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and  
power efficiency for high-end applications, allowing you to innovate without  
compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor  
Manufacturing Company (TSMC) 40-nm process technology and surpass all other  
high-end FPGAs, with the highest logic density, most transceivers, and lowest power  
requirements.  
The Stratix IV device family contains three optimized variants to meet different  
application requirements:  
■
Stratix IV E (Enhanced) FPGAs—up to 813,050 logic elements (LEs), 33,294 kilobits  
(Kb) RAM, and 1,288 18 x 18 bit multipliers  
■
Stratix IV GX transceiver FPGAs—up to 531,200 LEs, 27,376 Kb RAM, 1,288  
18 x 18-bit multipliers, and 48 full-duplex clock data recovery (CDR)-based  
transceivers at up to 8.5 Gbps  
■
Stratix IV GT—up to 531,200 LEs, 27,376 Kb RAM, 1,288 18 x 18-bit multipliers,  
and 48 full-duplex CDR-based transceivers at up to 11.3 Gbps  
The complete Altera high-end solution includes the lowest risk, lowest total cost path  
to volume using HardCopy® IV ASICs for all the family variants, a comprehensive  
portfolio of application solutions customized for end-markets, and the industry  
leading Quartus® II software to increase productivity and performance.  
f
f
For information about upcoming Stratix IV device features, refer to the Upcoming  
Stratix IV Device Features document.  
For information about changes to the currently published Stratix IV Device Handbook,  
refer to the Addendum to the Stratix IV Device Handbook chapter.  
This chapter contains the following sections:  
■
■
■
■
“Feature Summary” on page 1–2  
“Architecture Features” on page 1–6  
“Integrated Software Platform” on page 1–19  
“Ordering Information” on page 1–19  
© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos  
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as  
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its  
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and  
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service  
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying  
on any published information and before placing orders for products or services.  
ISO  
9001:2008  
Registered  
Stratix IV Device Handbook  
Volume 1  
January 2016  
Feedback Subscribe  
1234567...22

中文翻译

下载PDF

与EP4S100G2F40I2相关器件

型号 品牌 获取价格 描述 数据表
EP4S100G2F40I2N ALTERA

获取价格

 		Field Programmable Gate Array, 91200 CLBs, 800MHz, 228000-Cell, CMOS, PBGA1517, LEAD FREE,
EP4S100G2F40I2N INTEL

获取价格

 		Field Programmable Gate Array, 91200 CLBs, 800MHz, 228000-Cell, CMOS, PBGA1517, LEAD FREE,
EP4S100G2F40I4 ALTERA

获取价格

 		This section provides a complete overview of all features relating to the Stratix IV devic
EP4S100G3F35I4 ALTERA

获取价格

 		This section provides a complete overview of all features relating to the Stratix IV devic
EP4S100G3F45C1 INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, PBGA1932, FBGA-1932
EP4S100G3F45C1N INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, PBGA1932, LEAD FREE, FBGA-1932
EP4S100G3F45C2 INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, PBGA1932, FBGA-1932
EP4S100G3F45C2N INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, PBGA1932, LEAD FREE, FBGA-1932
EP4S100G3F45C3N INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, PBGA1932, LEAD FREE, FBGA-1932
EP4S100G3F45I1N INTEL

获取价格

 		Field Programmable Gate Array, 116480 CLBs, 291200-Cell, CMOS, PBGA1932, LEAD FREE, FBGA-1

与EP4S100G2F40I2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证