Datasheet > EP20K1000CF1020I8ES

EP20K1000CF1020I8ES

更新时间： 2022-01-18 20:48:00

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
86页	1020K
描述
ASIC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EP20K1000CF1020I8ES 数据手册

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第3页

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第4页

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第5页

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第7页

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第8页

浏览型号EP20K1000CF1020I8ES的Datasheet PDF文件第9页

APEX 20KC Programmable Logic Device Data Sheet

Table 7. APEX 20KC Device Features (Part 2 of 2)

Feature

APEX 20KC Devices

I/O standard support

1.8-V, 2.5-V, 3.3-V, 5.0-V I/O

3.3-V PCI and PCI-X

3.3-V AGP

CTT

GTL+

LVCMOS

LVTTL

True-LVDS^TMand LVPECL data pins (in

EP20K400C and larger devices)

LVDS and LVPECL clock pins (in all devices)

LVDS and LVPECL data pins up to 156 Mbps

(in EP20K200C devices)

HSTL Class I

PCI-X

SSTL-2 Class I and II

SSTL-3 Class I and II

Memory support

CAM

Dual-port RAM

FIFO

RAM

ROM

All APEX 20KC devices are reconfigurable and are 100% tested prior to

shipment. As a result, test vectors do not have to be generated for fault-

coverage purposes. Instead, the designer can focus on simulation and

design verification. In addition, the designer does not need to manage

inventories of different application-specific integrated circuit (ASIC)

designs; APEX 20KC devices can be configured on the board for the

specific functionality required.

APEX 20KC devices are configured at system power-up with data stored

in an Altera serial configuration device or provided by a system

controller. Altera offers in-system programmability (ISP)-capable EPC16,

EPC8, EPC4, EPC2, and EPC1 configuration devices and one-time

programmable (OTP) EPC1 configuration devices, which configure

APEX 20KC devices via a serial data stream. Moreover, APEX 20KC

devices contain an optimized interface that permits microprocessors to

configure APEX 20KC devices serially or in parallel, and synchronously

or asynchronously. The interface also enables microprocessors to treat

APEX 20KC devices as memory and configure the device by writing to a

virtual memory location, making reconfiguration easy.

Altera Corporation

1...3 4 567 8 9...86

中文翻译

下载PDF

与EP20K1000CF1020I8ES相关器件

型号	品牌	获取价格	描述	数据表
EP20K1000CF1020I9ES	ETC	获取价格	ASIC
EP20K1000CF33C7	ALTERA	获取价格	Loadable PLD, 1.49ns, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020
EP20K1000CF33C8	ETC	获取价格	FPGA
EP20K1000CF33C9	ALTERA	获取价格	Loadable PLD, 2.02ns, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020
EP20K1000CF33C9N	INTEL	获取价格	Loadable PLD, 2.02ns, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020
EP20K1000CF33I8	ETC	获取价格	FPGA
EP20K1000CF672C7	INTEL	获取价格	Loadable PLD, 1.49ns, CMOS, PBGA672, 27 X 27 MM, 1 MM PITCH, FBGA-672
EP20K1000CF672C-7	INTEL	获取价格	LOADABLE PLD, 1.49ns, PBGA672, 27 X 27 MM, 1 MM PITCH, FBGA-672
EP20K1000CF672C8	ALTERA	获取价格	Programmable Logic Device
EP20K1000CF672C-8	INTEL	获取价格	LOADABLE PLD, 1.79ns, PBGA672, 27 X 27 MM, 1 MM PITCH, FBGA-672