5秒后页面跳转
EP20K1000E PDF预览

EP20K1000E

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
阿尔特拉 - ALTERA 可编程逻辑器件
页数 文件大小 规格书
117页 692K
描述
Programmable Logic Device Family

EP20K1000E 数据手册

 浏览型号EP20K1000E的Datasheet PDF文件第2页浏览型号EP20K1000E的Datasheet PDF文件第3页浏览型号EP20K1000E的Datasheet PDF文件第4页浏览型号EP20K1000E的Datasheet PDF文件第5页浏览型号EP20K1000E的Datasheet PDF文件第6页浏览型号EP20K1000E的Datasheet PDF文件第7页 
APEX 20K  
Programmable Logic  
Device Family  
March 2004, ver. 5.1  
Data Sheet  
Industry’s first programmable logic device (PLD) incorporating  
system-on-a-programmable-chip (SOPC) integration  
Features  
MultiCoreTM architecture integrating look-up table (LUT) logic,  
product-term logic, and embedded memory  
LUT logic used for register-intensive functions  
Embedded system block (ESB) used to implement memory  
functions, including first-in first-out (FIFO) buffers, dual-port  
RAM, and content-addressable memory (CAM)  
ESB implementation of product-term logic used for  
combinatorial-intensive functions  
High density  
30,000 to 1.5 million typical gates (see Tables 1 and 2)  
Up to 51,840 logic elements (LEs)  
Up to 442,368 RAM bits that can be used without reducing  
available logic  
Up to 3,456 product-term-based macrocells  
Table 1. APEX 20K Device Features Note (1)  
Feature  
EP20K30E EP20K60E EP20K100 EP20K100E EP20K160E EP20K200 EP20K200E  
Maximum  
system  
gates  
113,000  
162,000  
263,000  
263,000  
404,000  
526,000  
526,000  
Typical  
gates  
30,000  
60,000  
100,000  
100,000  
160,000  
200,000  
200,000  
LEs  
1,200  
12  
2,560  
16  
4,160  
26  
4,160  
26  
6,400  
40  
8,320  
52  
8,320  
52  
ESBs  
Maximum  
RAM bits  
24,576  
32,768  
53,248  
53,248  
81,920  
106,496  
106,496  
Maximum  
macrocells  
192  
128  
256  
196  
416  
252  
416  
246  
640  
316  
832  
382  
832  
376  
Maximum  
user I/O  
pins  
Altera Corporation  
1
DS-APEX20K-5.1  

与EP20K1000E相关器件

型号 品牌 获取价格 描述 数据表
EP20K1000EBC652-1ES ETC

获取价格

FPGA
EP20K1000EBC652-2ES ETC

获取价格

FPGA
EP20K1000EBC652-3 ALTERA

获取价格

Loadable PLD, 2.32ns, CMOS, PBGA652, BGA-652
EP20K1000EBC652-3ES ETC

获取价格

FPGA
EP20K1000EBC652-3V ALTERA

获取价格

Field Programmable Gate Array
EP20K1000EBC652XES ALTERA

获取价格

Loadable PLD, PBGA652, 45 X 45 MM, 1.27 MM PITCH, BGA-652
EP20K1000EBI652-1ES ETC

获取价格

FPGA
EP20K1000EBI652-2ES ETC

获取价格

FPGA
EP20K1000EBI652-2X ALTERA

获取价格

Loadable PLD, 2.13ns, CMOS, PBGA652, BGA-652
EP20K1000EBI652-3ES ETC

获取价格

FPGA