5秒后页面跳转
EP1C12F256I7 PDF预览

EP1C12F256I7

更新时间: 2024-11-14 04:41:15
品牌 Logo 应用领域
阿尔特拉 - ALTERA 现场可编程门阵列可编程逻辑LTE时钟
页数 文件大小 规格书
94页 1066K
描述
Cyclone FPGA Family

EP1C12F256I7 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Transferred零件包装代码:BGA
包装说明:17 X 17 MM, 1.00 MM PITCH, FBGA-256针数:256
Reach Compliance Code:not_compliantECCN代码:3A991
HTS代码:8542.39.00.01风险等级:3.72
Is Samacsys:N最大时钟频率:320 MHz
JESD-30 代码:S-PBGA-B256JESD-609代码:e0
长度:17 mm湿度敏感等级:3
可配置逻辑块数量:12060输入次数:249
逻辑单元数量:12060输出次数:249
端子数量:256最高工作温度:100 °C
最低工作温度:-40 °C组织:12060 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA256,16X16,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):220
电源:1.5,1.5/3.3 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:2.2 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.575 V
最小供电电压:1.425 V标称供电电压:1.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn63Pb37)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:17 mmBase Number Matches:1

EP1C12F256I7 数据手册

 浏览型号EP1C12F256I7的Datasheet PDF文件第2页浏览型号EP1C12F256I7的Datasheet PDF文件第3页浏览型号EP1C12F256I7的Datasheet PDF文件第4页浏览型号EP1C12F256I7的Datasheet PDF文件第5页浏览型号EP1C12F256I7的Datasheet PDF文件第6页浏览型号EP1C12F256I7的Datasheet PDF文件第7页 
Cyclone  
FPGA Family  
®
March 2003, ver. 1.1  
Data Sheet  
The CycloneTM field programmable gate array family is based on a 1.5-V,  
0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic  
elements (LEs) and up to 288 Kbits of RAM. With features like phase-  
locked loops (PLLs) for clocking and a dedicated double data rate (DDR)  
interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory  
requirements, Cyclone devices are a cost-effective solution for data-path  
applications. Cyclone devices support various I/O standards, including  
LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,  
32-bit peripheral component interconnect (PCI), for interfacing with and  
supporting ASSP and ASIC devices. Altera also offers new low-cost serial  
configuration devices to configure Cyclone devices.  
Introduction  
Preliminary  
Information  
2,910 to 20,060 LEs, see Table 1  
Up to 294,912 RAM bits (36,864 bytes)  
Supports configuration through low-cost serial configuration device  
Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards  
Support for 66-MHz, 32-bit PCI standard  
Low speed (311 Mbps) LVDS I/O support  
Up to two PLLs per device provide clock multiplication and phase  
shifting  
Features...  
Up to eight global clock lines with six clock resources available per  
logic array block (LAB) row  
Support for external memory, including DDR SDRAM (133 MHz),  
FCRAM, and single data rate (SDR) SDRAM  
Support for multiple intellectual property (IP) cores, including  
Altera MegaCore functions and Altera Megafunctions Partners  
Program (AMPPSM) megafunctions  
Table 1. Cyclone Device Features  
Feature  
EP1C3  
EP1C4  
EP1C6  
EP1C12  
EP1C20  
LEs  
2,910  
13  
4,000  
17  
5,980  
20  
12,060  
52  
20,060  
64  
M4K RAM blocks (128 × 36 bits)  
Total RAM bits  
59,904  
1
78,336  
2
92,160  
2
239,616  
2
294,912  
2
PLLs  
Maximum user I/O pins (1)  
104  
301  
185  
249  
301  
Note to Table 1:  
(1) This parameter includes global clock pins.  
Altera Corporation  
1
DS-CYCLONE-1.1  

EP1C12F256I7 替代型号

型号 品牌 替代类型 描述 数据表
EP1C12F256I7N ALTERA

完全替代

Field Programmable Gate Array, 1248 CLBs, 12060-Cell, CMOS, PBGA256, 17 X 17 MM, 1 MM PITC
EP1C12F256C8 ALTERA

类似代替

Cyclone FPGA Family
EP1C12F256C7 ALTERA

类似代替

Cyclone FPGA Family

与EP1C12F256I7相关器件

型号 品牌 获取价格 描述 数据表
EP1C12F256I7ES ALTERA

获取价格

Cyclone FPGA Family Data Sheet
EP1C12F256I7N ALTERA

获取价格

Field Programmable Gate Array, 1248 CLBs, 12060-Cell, CMOS, PBGA256, 17 X 17 MM, 1 MM PITC
EP1C12F256I8 ALTERA

获取价格

Cyclone FPGA Family
EP1C12F256I8ES ALTERA

获取价格

Cyclone FPGA Family Data Sheet
EP1C12F324C6 ALTERA

获取价格

Cyclone FPGA Family
EP1C12F324C6ES ALTERA

获取价格

Cyclone FPGA Family Data Sheet
EP1C12F324C7 ALTERA

获取价格

Cyclone FPGA Family
EP1C12F324C7ES ALTERA

获取价格

Cyclone FPGA Family Data Sheet
EP1C12F324C8 ALTERA

获取价格

Cyclone FPGA Family
EP1C12F324C8ES ALTERA

获取价格

Cyclone FPGA Family Data Sheet