Datasheet > EM6AA320BI-6MS/6MSG

EM6AA320BI-6MS/6MSG

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
钰创 - ETRON		动态存储器双倍数据速率
页数	文件大小	规格书
16页	365K
描述
8M x 32 DDR SDRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EM6AA320BI-6MS/6MSG 数据手册

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第2页

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第3页

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第4页

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第6页

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第7页

浏览型号EM6AA320BI-6MS/6MSG的Datasheet PDF文件第8页

EtronTech

EM6AA320-XXMS

8Mx32 DDR SDRAM

V_SS

Supply

Ground:

for the input buffers and core logic

Ground

V_DDQ

V_SSQ

V_REF

Supply

DQ Power:

Provide isolated power to DQs for improved noise immunity.

DQ Ground:

Provide isolated ground to DQs for improved noise immunity.

Reference Voltage for Inputs:

+0.5 x V_DDQ

No Connect:

These pins should be left unconnected.

Note: The timing reference point for the differential clocking is the cross point of the CK and CK#. For any

applications using the single ended clocking, apply V_REFto CK# pin.

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK . Table 2

shows the truth table for the operation commands.

Table 2. Truth Table (Note (1), (2) )

Command

BankActivate

BankPrecharge

PrechargeAll

Write

State

Idle⁽³⁾

Any

CKEn-1 CKEn DM BA1 BA0 A8 A11-A9, A7-0 CS# RAS# CAS# WE#

Row Address

Any

Active⁽³⁾

Column

Address

A0~A7, A9

Write and AutoPrecharge

Read

Read and Autoprecharge Active⁽³⁾

Mode Register Set

Extended Mode Register Set

No-Operation

Device Deselect

Burst Stop

Idle

OP code

Any

Active⁽⁴⁾

AutoRefresh

SelfRefresh Entry

Idle

SelfRefresh Exit

(Self Refresh)

Power Down Mode Entry Idle/Active⁽⁵⁾

Any

Power Down Mode Exit

(Power Down)

Active

Data Write/Output Enable

Data Mask/Output Disable

Note:

1. V = Valid data, X = Don't Care, L = Low level, H = High level

2. CKE_nsignal is input level when commands are provided.

CKE_n-1signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA0, BA1signals.

4. Read burst stop with BST command for all burst types.

5. Power Down Mode can not enter in the burst operation.

When this command is asserted in the burst cycle, device state is clock suspend mode.

Rev 0.7

May. 2006

1 2 3 456 7 8...16

下载PDF

与EM6AA320BI-6MS/6MSG相关器件

型号	品牌	描述	获取价格	数据表
EM6AA320-XXMS	ETRON	8M x 32 DDR SDRAM	获取价格
EM6AB080TSB-4G	ETRON	64M x 8 bit DDR Synchronous DRAM (SDRAM	获取价格
EM6AB080TSB-5G	ETRON	64M x 8 bit DDR Synchronous DRAM (SDRAM	获取价格
EM6AB080WKB-4H	ETRON	64M x 8 bit DDR Synchronous DRAM (SDRAM	获取价格
EM6AB080WKB-5H	ETRON	64M x 8 bit DDR Synchronous DRAM (SDRAM	获取价格
EM6AB160TSA	ETRON	32M x 16 bit DDR Synchronous DRAM (SDRAM)	获取价格