5秒后页面跳转
DS99R102VSX PDF预览

DS99R102VSX

更新时间: 2024-01-20 19:17:56
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
24页 901K
描述
3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

DS99R102VSX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:7 X 7 MM, 1 MM HEIGHT, 0.50 MM PITCH, TQFP-48Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.43差分输出:YES
驱动器位数:1输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:GENERAL PURPOSE
JESD-30 代码:S-PQFP-G48JESD-609代码:e0
长度:7 mm湿度敏感等级:1
功能数量:1端子数量:48
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TFQFP
封装等效代码:TQFP48,.35SQ封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:接收器位数:1
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:85 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:7 mmBase Number Matches:1

DS99R102VSX 数据手册

 浏览型号DS99R102VSX的Datasheet PDF文件第2页浏览型号DS99R102VSX的Datasheet PDF文件第3页浏览型号DS99R102VSX的Datasheet PDF文件第4页浏览型号DS99R102VSX的Datasheet PDF文件第5页浏览型号DS99R102VSX的Datasheet PDF文件第6页浏览型号DS99R102VSX的Datasheet PDF文件第7页 
October 2007  
DS99R101/DS99R102  
3-40MHz DC-Balanced 24-Bit LVDS Serializer and  
Deserializer  
General Description  
The DS99R101/DS99R102 Chipset translates a 24-bit paral-  
lel bus into a fully transparent data/control LVDS serial stream  
with embedded clock information. This single serial stream  
simplifies transferring a 24-bit bus over PCB traces and cable  
by eliminating the skew problems between parallel data and  
clock paths. It saves system cost by narrowing data paths that  
in turn reduce PCB layers, cable width, and connector size  
and pins.  
Internal DC Balancing encode/decode – Supports AC-  
coupling interface with no external coding required  
Individual power-down controls for both Transmitter and  
Receiver  
Embedded clock CDR (clock and data recovery) on  
Receiver and no external source of reference clock  
needed  
All codes RDL (random data lock) to support live-  
pluggable applications  
LOCK output flag to ensure data integrity at Receiver side  
The DS99R101/DS99R102 incorporates LVDS signaling on  
the high-speed I/O. LVDS provides a low power and low noise  
environment for reliably transferring data over a serial trans-  
mission path. By optimizing the serializer output edge rate for  
the operating frequency range EMI is further reduced.  
Balanced TSETUP/THOLD between RCLK and RDATA on  
Receiver side  
PTO (progressive turn-on) LVCMOS outputs to reduce  
EMI and minimize SSO effects  
All LVCMOS inputs and control pins have internal  
pulldown  
On-chip filters for PLLs on Transmitter and Receiver  
48-pin TQFP package  
Internal DC balanced encoding/decoding is used to support  
AC-Coupled interconnects.  
Features  
Pure CMOS .35 μm process  
3 MHz–40 MHz clock embedded and DC-Balancing 24:1  
and 1:24 data transmissions  
Power supply range 3.3V ± 10%  
Temperature range 0°C to +70°C  
8 kV HBM ESD tolerance  
User selectable clock edge for parallel data on both  
Transmitter and Receiver  
Block Diagram  
20207901  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2007 National Semiconductor Corporation  
202079  
www.national.com  

与DS99R102VSX相关器件

型号 品牌 获取价格 描述 数据表
DS99R103 NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R103 TI

获取价格

适用于 -40°C 至 85°C 的 3MHz 至 40MHz 直流平衡 24 位 LVD
DS99R103_0710 NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R103TSQ ROCHESTER

获取价格

LINE DRIVER, QCC48, 7 X 7 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, LLP-48
DS99R103TSQ/NOPB TI

获取价格

适用于 -40°C 至 85°C 的 3MHz 至 40MHz 直流平衡 24 位 LVD
DS99R103TSQX NSC

获取价格

暂无描述
DS99R103TSQX/NOPB TI

获取价格

适用于 -40°C 至 85°C 的 3MHz 至 40MHz 直流平衡 24 位 LVD
DS99R103TVS NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R103TVS/NOPB TI

获取价格

适用于 -40°C 至 85°C 的 3MHz 至 40MHz 直流平衡 24 位 LVD
DS99R103TVSX NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer