5秒后页面跳转
DS99R106SQ/NOPB PDF预览

DS99R106SQ/NOPB

更新时间: 2023-09-03 20:32:14
品牌 Logo 应用领域
德州仪器 - TI 驱动接口集成电路驱动器
页数 文件大小 规格书
31页 718K
描述
3MHz 至 40MHz 直流平衡 24 位 LVDS 解串器 | NJU | 48 | 0 to 70

DS99R106SQ/NOPB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC48,.27SQ,20针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.08差分输出:YES
驱动器位数:1输入特性:DIFFERENTIAL
接口集成电路类型:LINE TRANSCEIVER接口标准:GENERAL PURPOSE
JESD-30 代码:S-PQCC-N48JESD-609代码:e3
长度:7 mm湿度敏感等级:2
功能数量:1端子数量:48
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:接收器位数:1
座面最大高度:0.8 mm子类别:Line Driver or Receivers
最大压摆率:95 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
电源电压1-最大:3.6 V电源电压1-分钟:3 V
电源电压1-Nom:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
Base Number Matches:1

DS99R106SQ/NOPB 数据手册

 浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第2页浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第3页浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第4页浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第5页浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第6页浏览型号DS99R106SQ/NOPB的Datasheet PDF文件第7页 
DS99R105, DS99R106  
www.ti.com  
SNLS242D MARCH 2007REVISED APRIL 2013  
DS99R105/DS99R106 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer  
Check for Samples: DS99R105, DS99R106  
1
FEATURES  
DESCRIPTION  
The DS99R105/DS99R106 Chipset translates a 24-  
bit parallel bus into a fully transparent data/control  
LVDS serial stream with embedded clock information.  
This single serial stream simplifies transferring a 24-  
bit bus over PCB traces and cable by eliminating the  
skew problems between parallel data and clock  
paths. It saves system cost by narrowing data paths  
that in turn reduce PCB layers, cable width, and  
connector size and pins.  
2
3 MHz–40 MHz Clock Embedded and DC-  
Balancing 24:1 and 1:24 Data Transmissions  
Capable to Drive Shielded Twisted-Pair Cable  
User Selectable Clock Edge for Parallel Data  
on Both Transmitter and Receiver  
Internal DC Balancing Encode/Decode –  
Supports AC-Coupling Interface with no  
External Coding Required  
The DS99R105/DS99R106 incorporates LVDS  
signaling on the high-speed I/O. LVDS provides a low  
power and low noise environment for reliably  
transferring data over a serial transmission path. By  
optimizing the serializer output edge rate for the  
operating frequency range EMI is further reduced.  
Individual Power-Down Controls for Both  
Transmitter and Receiver  
Embedded Clock CDR (Clock and Data  
Recovery) on Receiver and no External Source  
of Reference Clock Needed  
All Codes RDL (Random Data Lock) to Support  
Live-Pluggable Applications  
In addition the device features pre-emphasis to boost  
signals over longer distances using lossy cables.  
Internal DC balanced encoding/decoding is used to  
support AC-Coupled interconnects.  
LOCK Output Flag to Ensure Data Integrity at  
Receiver Side  
Balanced TSETUP/THOLD between RCLK and  
RDATA on Receiver Side  
PTO (Progressive Turn-On) LVCMOS Outputs  
to Reduce EMI and Minimize SSO Effects  
All LVCMOS Inputs and Control Pins have  
Internal Pulldown  
On-Chip Filters for PLLs on Transmitter and  
Receiver  
Integrated 100Input Termination on Receiver  
4 mA Receiver Output Drive  
48-Pin TQFP and 48-Pin WQFN Packages  
Pure CMOS .35 μm Process  
Power Supply Range 3.3V ± 10%  
Temperature Range 0°C to +70°C  
8 kV HBM ESD Tolerance  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2007–2013, Texas Instruments Incorporated  

DS99R106SQ/NOPB 替代型号

型号 品牌 替代类型 描述 数据表
DS99R106SQX/NOPB TI

完全替代

3MHz 至 40MHz 直流平衡 24 位 LVDS 解串器 | NJU | 48 |

与DS99R106SQ/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS99R106SQX/NOPB TI

获取价格

3MHz 至 40MHz 直流平衡 24 位 LVDS 解串器 | NJU | 48 |
DS99R106VS NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R106VS/NOPB NSC

获取价格

IC LINE TRANSCEIVER, PQFP48, 7 X 7 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, TQFP-48, Line Dr
DS99R106VS/NOPB TI

获取价格

3MHz 至 40MHz 直流平衡 24 位 LVDS 解串器 | PFB | 48 |
DS99R106VSX NSC

获取价格

3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R106VSX/NOPB NSC

获取价格

IC LINE TRANSCEIVER, PQFP48, 7 X 7 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, TQFP-48, Line Dr
DS99R124AQ TI

获取价格

DS99R124AQ 5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter
DS99R124AQ-Q1 TI

获取价格

5MHz 至 43MHz 18 位彩色 FPD-Link II 至 FPD-Link 转换
DS99R124AQSQ TI

获取价格

DS99R124AQ 5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter
DS99R124AQSQ/NOPB TI

获取价格

5MHz 至 43MHz 18 位彩色 FPD-Link II 至 FPD-Link 转换