5秒后页面跳转
捷配首页

Datasheet > DS92LV1210TMSA/NOPB
DS92LV1210TMSA/NOPB PDF预览

DS92LV1210TMSA/NOPB

更新时间： 2024-11-18 21:14:39
品牌 Logo 应用领域
德州仪器 - TI 光电二极管接口集成电路
页数 文件大小 规格书
23页 1223K
描述
LINE RECEIVER, PDSO28, SSOP-28

阅读下载

中文翻译

获取价格

DS92LV1210TMSA/NOPB 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP28,.3针数：28
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.63
输入特性：DIFFERENTIAL接口集成电路类型：LINE RECEIVER
接口标准：GENERAL PURPOSEJESD-30 代码：R-PDSO-G28
JESD-609代码：e3长度：10.2 mm
湿度敏感等级：3功能数量：1
端子数量：28最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP28,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3.3 V
认证状态：Not Qualified最大接收延迟：
接收器位数：1座面最大高度：2 mm
子类别：Line Driver or Receivers最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：5.3 mmBase Number Matches：1

DS92LV1210TMSA/NOPB 数据手册

 浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第2页浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第3页浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第4页浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第5页浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第6页浏览型号DS92LV1210TMSA/NOPB的Datasheet PDF文件第7页 
DS92LV1021, DS92LV1210  
www.ti.com  
SNLS024C –MARCH 1999–REVISED APRIL 2013  
DS92LV1021 and DS92LV1210 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer  
Check for Samples: DS92LV1021, DS92LV1210  
1
FEATURES  
DESCRIPTION  
The DS92LV1021 transforms a 10-bit wide parallel  
CMOS/TTL data bus into a single high speed Bus  
LVDS serial data stream with embedded clock. The  
DS92LV1210 receives the Bus LVDS serial data  
stream and transforms it back into a 10-bit wide  
parallel data bus and separates clock. The  
DS92LV1021 may transmit data over heavily loaded  
backplanes or 10 meters of cable. The reduced  
cable, PCB trace count and connector size saves  
cost and makes PCB design layout easier. Clock-to-  
data and data-to-data skew are eliminated since one  
output will transmit both clock and all data bits  
serially. The powerdown pin is used to save power,  
by reducing supply current when either device is not  
in use. The Serializer has a synchronization mode  
that should be activated upon power-up of the device.  
The Deserializer will establish lock to this signal  
within 1024 cycles, and will flag Lock status. The  
embedded clock ensures a transition on the bus  
every 12-bit cycle; eliminating transmission errors due  
to charged cable conditions. The DS92LV1021 output  
2
•
Ensured Transition Every Data Transfer Cycle  
•
Single Differential Pair Eliminates Multi-  
channel Skew  
•
•
Flow-through Pinout for Easy PCB Layout  
400 Mbps Serial Bus LVDS Bandwidth (at 40  
MHz clock)  
•
10-bit Parallel Interface for 1 Byte Data Plus 2  
Control Bits  
•
•
•
Synchronization Mode and LOCK Indicator  
Programmable Edge Trigger on Clock  
High Impedance on Receiver Inputs When  
Power is off  
•
•
Bus LVDS Serial Output Rated for 27Ω Load  
Small 28-lead SSOP Package (DB)  
pins may be TRI-STATE to achieve  
a
high  
impedance state. The PLL can lock to frequencies  
between 16 MHz and 40 MHz.  
Block Diagram  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
All trademarks are the property of their respective owners.  
2
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 1999–2013, Texas Instruments Incorporated  
1234567...23

中文翻译

下载PDF

DS92LV1210TMSA/NOPB 替代型号

型号 品牌 替代类型 描述 数据表
DS92LV1212AMSA TI

类似代替

 DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recover

与DS92LV1210TMSA/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS92LV1212 NSC

获取价格

 		16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212 TI

获取价格

 		16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212_11 TI

获取价格

 		16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212A NSC

获取价格

 		16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212A TI

获取价格

 		The DS92LV 1212A is an upgrade of the DS92LV1212.
DS92LV1212AMSA TI

获取价格

 		DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recover
DS92LV1212AMSA NSC

获取价格

 		16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery
DS92LV1212AMSA/NOPB NSC

获取价格

 		IC LINE RECEIVER, PDSO28, EIAJ, SSOP-28, Line Driver or Receiver
DS92LV1212AMSA/NOPB TI

获取价格

 		DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recover
DS92LV1212AMSAX TI

获取价格

 		DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recover

与DS92LV1210TMSA/NOPB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证