5秒后页面跳转
DS90LV110TMTCX PDF预览

DS90LV110TMTCX

更新时间: 2024-09-27 18:16:15
品牌 Logo 应用领域
美国国家半导体 - NSC 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
9页 465K
描述
IC 90LV SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, TSSOP-28, Clock Driver

DS90LV110TMTCX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:TSSOP-28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.16
系列:90LV输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G28JESD-609代码:e0
长度:9.7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:28
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:TSSOP28,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):235
电源:3.3 VProp。Delay @ Nom-Sup:3.6 ns
传播延迟(tpd):3.6 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.091 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

DS90LV110TMTCX 数据手册

 浏览型号DS90LV110TMTCX的Datasheet PDF文件第2页浏览型号DS90LV110TMTCX的Datasheet PDF文件第3页浏览型号DS90LV110TMTCX的Datasheet PDF文件第4页浏览型号DS90LV110TMTCX的Datasheet PDF文件第5页浏览型号DS90LV110TMTCX的Datasheet PDF文件第6页浏览型号DS90LV110TMTCX的Datasheet PDF文件第7页 
July 2001  
DS90LV110T  
1 to 10 LVDS Data/Clock Distributor  
General Description  
Features  
n Low jitter 800 Mbps fully differential data path  
DS90LV110 is a 1 to 10 data/clock distributor utilizing LVDS  
(Low Voltage Differential Signaling) technology for low  
power, high speed operation. Data paths are fully differential  
from input to output for low noise generation and low pulse  
width distortion. The design allows connection of 1 input to  
all 10 outputs. LVDS I/O enable high speed data transmis-  
sion for point-to-point interconnects. This device can be used  
as a high speed differential 1 to 10 signal distribution / fanout  
replacing multi-drop bus applications for higher speed links  
with improved signal quality. It can also be used for clock  
distribution up to 400MHz.  
n 145 ps (typ) of pk-pk jitter with PRBS = 223−1 data  
pattern at 800 Mbps  
n Single +3.3 V Supply  
n Less than 413 mW (typ) total power dissipation  
n Balanced output impedance  
n Output channel-to-channel skew is 35ps (typ)  
n Differential output voltage (VOD) is 320mV (typ) with  
100termination load.  
n LVDS receiver inputs accept LVPECL signals  
n Fast propagation delay of 2.8 ns (typ)  
n Receiver input threshold  
n 28 lead TSSOP package  
The DS90LV110 accepts LVDS signal levels, LVPECL levels  
directly or PECL with attenuation networks.  
<
±
100 mV  
The LVDS outputs can be put into TRI-STATE by use of the  
enable pin.  
n Conforms to ANSI/TIA/EIA-644 LVDS standard  
For more details, please refer to the Application Information  
section of this datasheet.  
Connection Diagram  
Block Diagram  
10133705  
Order Number DS90LV110TMTC  
See NS Package Number MTC28  
10133701  
© 2001 National Semiconductor Corporation  
DS101337  
www.national.com  

与DS90LV110TMTCX相关器件

型号 品牌 获取价格 描述 数据表
DS90LV110TMTCX/NOPB NSC

获取价格

IC 90LV SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, TS
DS90LV110TMTCX/NOPB TI

获取价格

1:10 LVDS 数据/时钟分配器 | PW | 28 | -40 to 85
DS90LV804 NSC

获取价格

4-Channel 800 Mbps LVDS Buffer/Repeater
DS90LV804 TI

获取价格

4 通道 800Mbps LVDS 缓冲器/中继器
DS90LV804_07 NSC

获取价格

4-Channel 800 Mbps LVDS Buffer/Repeater
DS90LV804TSQ NSC

获取价格

4-Channel 800 Mbps LVDS Buffer/Repeater
DS90LV804TSQ TI

获取价格

4 通道 800Mbps LVDS 缓冲器/中继器 | RTV | 32 | -40 to
DS90LV804TSQ/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PQCC32, GREEN, PLASTIC, LLP-32, Line Driver or Receiver
DS90LV804TSQ/NOPB TI

获取价格

4 通道 800Mbps LVDS 缓冲器/中继器 | RTV | 32 | -40 to
DS90LV804TSQX NSC

获取价格

4-Channel 800 Mbps LVDS Buffer/Repeater