5秒后页面跳转
DS90LV804TSQX PDF预览

DS90LV804TSQX

更新时间: 2024-09-27 09:56:55
品牌 Logo 应用领域
美国国家半导体 - NSC 中继器
页数 文件大小 规格书
6页 488K
描述
4-Channel 800 Mbps LVDS Buffer/Repeater

DS90LV804TSQX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:PLASTIC, LLP-32Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.47差分输出:YES
驱动器位数:4高电平输入电流最大值:0.00001 A
输入特性:DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:S-PQCC-N32
JESD-609代码:e0长度:5 mm
湿度敏感等级:3功能数量:4
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C最小输出摆幅:0.25 V
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC32,.2SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:3.2 ns接收器位数:4
座面最大高度:0.8 mm子类别:Line Driver or Receivers
最大压摆率:140 mA最大供电电压:3.45 V
最小供电电压:3.15 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
最大传输延迟:3.2 ns宽度:5 mm
Base Number Matches:1

DS90LV804TSQX 数据手册

 浏览型号DS90LV804TSQX的Datasheet PDF文件第2页浏览型号DS90LV804TSQX的Datasheet PDF文件第3页浏览型号DS90LV804TSQX的Datasheet PDF文件第4页浏览型号DS90LV804TSQX的Datasheet PDF文件第5页浏览型号DS90LV804TSQX的Datasheet PDF文件第6页 
January 2006  
DS90LV804  
4-Channel 800 Mbps LVDS Buffer/Repeater  
General Description  
Features  
n 800 Mbps data rate per channel  
n Low output skew and jitter  
n Hot plug protection  
The DS90LV804 is a four channel 800 Mbps LVDS buffer/  
repeater. In many large systems, signals are distributed  
across cables and signal integrity is highly dependent on the  
data rate, cable type, length, and the termination scheme. In  
order to maximize signal integrity, the DS90LV804 features  
both an internal input and output (source) termination to  
eliminate these extra components from the board, and to  
also place the terminations as close as possible to receiver  
inputs and driver output. This is especially significant when  
driving longer cables.  
n LVDS/CML/LVPECL compatible input, LVDS output  
n On-chip 100input and output termination  
n 15 kV ESD protection on LVDS Inputs and Outputs  
n Single 3.3V supply  
n Very low power consumption  
n Industrial -40 to +85˚C temperature range  
n Small LLP Package Footprint  
The DS90LV804, available in the LLP (Leadless Leadframe  
Package) package, minimizes the footprint, and improves  
system performance.  
An output enable pin is provided, which allows the user to  
place the LVDS outputs and internal biasing generators in a  
TRI-STATE, low power mode.  
The differential inputs interface to LVDS, and Bus LVDS  
signals such as those on National’s 10-, 16-, and 18- bit Bus  
LVDS SerDes, as well as CML and LVPECL. The differential  
inputs are internally terminated with a 100resistor to im-  
prove performance and minimize board space. This function  
function is especially useful for boosting signals over lossy  
cables or point-to-point backplane configurations.  
Block and Connection Diagrams  
20156702  
DS90LV804 LLP Pinout  
(Top View)  
20156701  
DS90LV804 Block Diagram  
© 2006 National Semiconductor Corporation  
DS201567  
www.national.com  

与DS90LV804TSQX相关器件

型号 品牌 获取价格 描述 数据表
DS90LV804TSQX/NOPB TI

获取价格

4 通道 800Mbps LVDS 缓冲器/中继器 | RTV | 32 | -40 to
DS90LV804TSQX/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PQCC32, GREEN, PLASTIC, LLP-32, Line Driver or Receiver
DS90LVRA2 TI

获取价格

1.8V、600Mbps LVDS 双路差分线路接收器
DS90LVRA2-Q1 TI

获取价格

汽车类 1.8V 至 3.6V 600Mbps LVDS 双通道差动线路接收器
DS90UA101-Q1 TI

获取价格

DS90UA101-Q1 Multi-Channel Digital Audio Link
DS90UA101-Q1_14 TI

获取价格

Multi-Channel Digital Audio Link
DS90UA101TRTVJQ1 TI

获取价格

DS90UA101-Q1 Multi-Channel Digital Audio Link
DS90UA101TRTVRQ1 TI

获取价格

DS90UA101-Q1 Multi-Channel Digital Audio Link
DS90UA101TRTVTQ1 TI

获取价格

DS90UA101-Q1 Multi-Channel Digital Audio Link
DS90UA102-Q1 TI

获取价格

DS90UA102-Q1 Multi-Channel Digital Audio Link