Datasheet > DS90LV110T_07

DS90LV110T_07

更新时间： 2024-09-27 04:39:15

品牌	Logo	应用领域
美国国家半导体 - NSC		时钟
页数	文件大小	规格书
12页	1245K
描述
1 to 10 LVDS Data/Clock Distributor

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS90LV110T_07 数据手册

May 2007

DS90LV110T

1 to 10 LVDS Data/Clock Distributor

General Description

Features

DS90LV110 is a 1 to 10 data/clock distributor utilizing LVDS

(Low Voltage Differential Signaling) technology for low power,

high speed operation. Data paths are fully differential from

input to output for low noise generation and low pulse width

distortion. The design allows connection of 1 input to all 10

outputs. LVDS I/O enable high speed data transmission for

point-to-point interconnects. This device can be used as a

high speed differential 1 to 10 signal distribution / fanout re-

placing multi-drop bus applications for higher speed links with

improved signal quality. It can also be used for clock distribu-

tion up to 400MHz.

Low jitter 800 Mbps fully differential data path

■

145 ps (typ) of pk-pk jitter with PRBS = 2²³−1 data pattern

at 800 Mbps

Single +3.3 V Supply

■

Less than 413 mW (typ) total power dissipation

Balanced output impedance

Output channel-to-channel skew is 35ps (typ)

Differential output voltage (V_OD) is 320mV (typ) with

100Ω termination load.

LVDS receiver inputs accept LVPECL signals

Fast propagation delay of 2.8 ns (typ)

Receiver input threshold < ±100 mV

28 lead TSSOP package

■

The DS90LV110 accepts LVDS signal levels, LVPECL levels

directly or PECL with attenuation networks.

The LVDS outputs can be put into TRI-STATE by use of the

enable pin.

Conforms to ANSI/TIA/EIA-644 LVDS standard

For more details, please refer to the Application Information

section of this datasheet.

Connection Diagram

Block Diagram

10133701

10133705

Order Number DS90LV110ATMT

See NS Package Number MTC28

101337

www.national.com

12 3 4 5 6 7...12

中文翻译

下载PDF

与DS90LV110T_07相关器件

型号	品牌	获取价格	描述	数据表
DS90LV110TMTC	NSC	获取价格	1 to 10 LVDS Data/Clock Distributor
DS90LV110TMTC	TI	获取价格	1:10 LVDS 数据/时钟分配器 \| PW \| 28 \| -40 to 85
DS90LV110TMTC/NOPB	TI	获取价格	1:10 LVDS 数据/时钟分配器 \| PW \| 28 \| -40 to 85
DS90LV110TMTCX	NSC	获取价格	IC 90LV SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, TS
DS90LV110TMTCX	TI	获取价格	90LV SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, TSSOP
DS90LV110TMTCX/NOPB	NSC	获取价格	IC 90LV SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28, TS
DS90LV110TMTCX/NOPB	TI	获取价格	1:10 LVDS 数据/时钟分配器 \| PW \| 28 \| -40 to 85
DS90LV804	NSC	获取价格	4-Channel 800 Mbps LVDS Buffer/Repeater
DS90LV804	TI	获取价格	4 通道 800Mbps LVDS 缓冲器/中继器
DS90LV804_07	NSC	获取价格	4-Channel 800 Mbps LVDS Buffer/Repeater