5秒后页面跳转
DS31406GN+ PDF预览

DS31406GN+

更新时间: 2024-01-03 14:54:49
品牌 Logo 应用领域
美信 - MAXIM ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式时钟
页数 文件大小 规格书
5页 125K
描述
2-Input, 14-Output, Single DPLL Timing IC with Sub-ps Output Jitter

DS31406GN+ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:LBGA,针数:256
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.28Is Samacsys:N
JESD-30 代码:S-PBGA-B256长度:17 mm
功能数量:1端子数量:256
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:1.7 mm
标称供电电压:1.8 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT温度等级:INDUSTRIAL
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:17 mmBase Number Matches:1

DS31406GN+ 数据手册

 浏览型号DS31406GN+的Datasheet PDF文件第1页浏览型号DS31406GN+的Datasheet PDF文件第2页浏览型号DS31406GN+的Datasheet PDF文件第3页浏览型号DS31406GN+的Datasheet PDF文件第4页 
ABRIDGED DATA SHEET  
DS31406  
Output Clock Features  
14 output clock signals in seven groups  
Output clock groups OC1, OC2, OC3 have a very high-speed differential output (current-mode logic,  
750MHz) and a separate CMOS/TTL output (125MHz)  
Output clock groups OC4–OC7 have a high-speed differential output (LVDS/LVPECL, 312.5MHz) and a  
separate CMOS/TTL ouptut (125MHz)  
Each output can be any frequency from < 1Hz to max frequency stated above  
Supported telecom frequencies include PDH, SDH, Synchronous Ethernet, OTN, microprocessor clock  
frequencies, and much more  
Internal clock muxing allows each output group to slave to its associated DFS block, any of the APLLs, or  
any input clock (after being divided and scaled)  
Outputs sourced directly from APLLs have less than 1ps RMS output jitter  
Outputs sourced directly from DFS blocks have approximately 40ps RMS output jitter  
Optional 32-bit frequency divider per output  
8kHz frame sync and 2kHz multiframe sync outputs have programmable polarity and pulse width and can  
be disciplined by a 2kHz or 8kHz frame sync input  
Per-output delay adjustment  
Per-output enable/disable  
All outputs disabled during reset  
General Features  
SPI serial microprocessor interface  
Four general-purpose I/O pins  
Register set can be write protected  
Operates from a 12.8MHz, 25.6MHz, 10.24MHz, 20.48MHz, 10MHz, 20MHz, 19.44MHz, or 38.88MHz  
local oscillator  
On-chip watchdog circuit for the local oscillator  
Internal compensation for local oscillator frequency error  
Note to readers: This document is an abridged version of the full data sheet. To request the full data sheet, go to  
www.maxim-ic.com/DS31406 and click on Request Full Data Sheet.  
5

与DS31406GN+相关器件

型号 品牌 描述 获取价格 数据表
DS31407 MAXIM 3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter Differential

获取价格

DS31407 MICROCHIP The DS31407 is a flexible, high-performance timing IC for diverse frequency conversion and

获取价格

DS31407GN+ MAXIM 3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter Differential

获取价格

DS31408 MAXIM 8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock

获取价格

DS31408 MICROCHIP The DS31408 is a flexible, high-performance timing IC for diverse frequency conversion and

获取价格

DS31408_1107 MAXIM 8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock

获取价格