DS2482-800: 8-Channel 1-Wire Master
Note 1:
Note 2:
Operating current with 1-Wire write byte sequence followed by continuous Read of Status Register at
400kHz in Overdrive.
With standard speed the total capacitive load of the 1-Wire bus should not exceed 1nF, otherwise the
passive pullup on threshold VIL1 may not be reached in the available time. With Overdrive speed the
capacitive load on the 1-Wire bus must not exceed 300pF.
Note 3:
Note 4:
Note 5:
Note 6:
Active pullup guaranteed to turn on between VIL1MAX and VIH1MIN
Active or resistive pullup choice is configurable.
.
Fall time high to low (tF1) is derived from PDSRC, referenced from 0.9 × VCC to 0.1 × VCC.
These values apply at full load, i.e., 1nF at standard speed and 0.3nF at Overdrive speed. For reduced
load, the pulldown slew rate is slightly faster.
Note 7:
Note 8:
Note 9:
Note 10:
All I2C timing values are referred to VIHmin and VILmax levels.
Applies to SDA, SCL, and AD0, AD1, AD2.
I/O pins of the DS2482 do not obstruct the SDA and SCL lines if VCC is switched off.
The DS2482 provides a hold time of at least 300ns for the SDA signal (referred to the VIHmin of the SCL
signal) to bridge the undefined region of the falling edge of SCL.
Note 11:
Note 12:
The maximum tHD:DAT has only to be met if the device does not stretch the low period (tLOW) of the SCL
signal.
A Fast-mode I2C -bus device can be used in a standard-mode I2C -bus system, but the requirement
tSU:DAT 250ns must then be met. This is automatically the case if the device does not stretch the
LOW period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must
output the next data bit to the SDA line tr max + tSU:DAT = 1000 + 250 = 1250ns (according to the
standard-mode I2C -bus specification) before the SCL line is released.
Note 13:
CB = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times according
to I2C-Bus Specification v2.1 are allowed.
Note 14:
Note 15:
I2C communication should not take place for the max tOSCWUP time following a power-on reset.
Except for tF1, all 1-Wire timing specifications and tAPUOT are derived from the same timing circuit.
Therefore, if one of these parameters is found to be off the typical value, it is safe to assume that all of
these parameters deviate from their typical value in the same direction and by the same degree.
PIN DESCRIPTION
PIN
NAME
FUNCTION
1
2
3
IO3
SCL
SDA
VCC
IO Driver for 1-Wire Line #3
I2C Serial Clock Input; must be tied to VCC through a pullup resistor.
I2C Serial Data Input/Output; must be tied to VCC through a pullup resistor.
Power Supply Input
4
5
NC
Not Connected
6
7
8
9
10
11
12
13
14
15
16
AD2
AD1
AD0
IO7
IO6
IO5
IO4
GND
IO0
IO1
IO2
I2C Address Inputs; must be tied to VCC or GND. These inputs determine the I2C slave
address of the device, see Figure 8.
IO Driver for 1-Wire Line #7
IO Driver for 1-Wire Line #6
IO Driver for 1-Wire Line #5
IO Driver for 1-Wire Line #4
Ground Reference
IO Driver for 1-Wire Line #0
IO Driver for 1-Wire Line #1
IO Driver for 1-Wire Line #2
4 of 23