Datasheet > DS2482-101

DS2482-101

更新时间： 2022-10-27 16:30:02

品牌	Logo	应用领域
美信 - MAXIM		控制器
页数	文件大小	规格书
24页	345K
描述
Single-Channel 1-Wire Master with Sleep Mode

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS2482-101 数据手册

Single-Channel 1-Wire Master with Sleep Mode

Active Pullup (APU)

Device Registers

The APU bit controls whether an active pullup (con-

The DS2482-101 has three registers that the I C host

trolled slew-rate transistor) or a passive pullup (R

WPU

can read: Configuration, Status, and Read Data. These

registers are addressed by a read pointer. The position

of the read pointer, i.e., the register that the host reads

in a subsequent read access, is defined by the instruc-

tion the DS2482-101 executed last. To enable certain

1-Wire features, the host has read and write access to

the Configuration Register.

resistor) is used to drive a 1-Wire line from low to high.

When APU = 0, active pullup is disabled (resistor

mode). Active pullup should always be selected unless

there is only a single slave on the 1-Wire line. The

active pullup does not apply to the rising edge of a

presence pulse or a recovery after a short on the

1-Wire line.

Configuration Register

The DS2482-101 supports three 1-Wire features that

are enabled or selected through the Configuration

The circuit that controls rising edges (Figure 2) oper-

DS482-01

ates as follows: At t , the pulldown (from DS2482-101

or 1-Wire slave) ends. From this point on the 1-Wire bus

is pulled high through R

internal to the DS2482-

WPU

101. V

and the capacitive load of the 1-Wire line

• Active Pullup (APU)

• Strong Pullup (SPU)

• 1-Wire Speed (1WS)

determine the slope. In case that active pullup is dis-

abled (APU = 0), the resistive pullup continues, as rep-

resented by the solid line. With active pullup enabled

(APU = 1), and when at t the voltage has reached a

These features can be selected in any combination.

While APU and 1WS maintain their state, SPU returns to

its inactive state as soon as the strong pullup has

ended.

level between V

and V

, the DS2482-101

IH1(MIN)

IL1(MAX)

actively pulls the 1-Wire line high, applying a controlled

slew rate as represented by the dashed line. The active

pullup continues until t

is expired at t . From that

APUOT

After a device reset (power-up cycle or initiated by the

Device Reset command), the Configuration Register

reads 00h. When writing to the Configuration Register,

the new data is accepted only if the upper nibble (bits 7

to 4) is the one’s complement of the lower nibble (bits 3

to 0). When read, the upper nibble is always 0h.

time on the resistive pullup continues. See the Strong

Pullup (SPU) section for a way to keep the pullup tran-

sistor conducting beyond t .

Configuration Register Bit Assignment

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

1WS

SPU

APU

1WS

SPU

APU

APU = 1

APU = 0

IH1(MIN)

IL1(MAX)

1-Wire BUS IS DISCHARGED

APUOT

Figure 2. Rising Edge Pullup

_______________________________________________________________________________________

1...3 4 567 8 9...24

中文翻译

下载PDF

与DS2482-101相关器件

型号	品牌	获取价格	描述	数据表
DS2482-101_12	MAXIM	获取价格	Single-Channel 1-Wire Master with Sleep Mode
DS2482-800	MAXIM	获取价格	Eight-Channel 1-Wire Master
DS2482-800	DALLAS	获取价格	Eight-Channel 1-Wire Master
DS2482-800	ADI	获取价格	八通道1-Wire主控制器
DS2482-800_12	MAXIM	获取价格	8-Channel 1-Wire Master
DS2482-800_V01	MAXIM	获取价格	8-Channel 1-Wire Master
DS2482S-100	DALLAS	获取价格	Single-Channel 1-Wire Master
DS2482S-100/R	DALLAS	获取价格	Single-Channel 1-Wire Master
DS2482S-100/T	DALLAS	获取价格	Single-Channel 1-Wire Master
DS2482S-100/T&R	MAXIM	获取价格	Buffer/Inverter Based Peripheral Driver, PDSO8, 0.150 INCH, SOP-8

与DS2482-101相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

DS2482-101

DS2482-101 数据手册

与DS2482-101相关器件

与DS2482-101相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS2482-101

DS2482-101 数据手册

与DS2482-101相关器件

与DS2482-101相关文章

您还可以找

您在本页遇到什么问题？